Question

In: Electrical Engineering

A binary counter has one input X and counts as follows. If X = 0, it...

A binary counter has one input X and counts as follows. If X = 0, it counts 2, 3, 1 and repeats; if X = 1, it counts 1, 0, 3 and repeats. You can assume that the following cases do not occur: counter value is 0 with X = 0, and counter value is 2 with X = 1.

(a) Draw the state diagram of the binary counter above. Use the binary counting values as the state names. You do not need to represent the state transitions for the cases that do not occur.

(b) Use two D-type flip-flops and logic gates to design the binary counter. In your answers, include the state table, the flip-flop input equations and the final logic circuit diagram.

Expert Solution

Question (a)

The states are assigned the binary values as

The state diagram is as below.

Question (b)

The excitation table of a D flip flop is as shown below

That is, if the present state is 0 and you want the next state to be also 0, then the D flip flop input D should be 0. Similarly if the present state is 0 and you want the next state to be 1, then the D flip flop input D should be 1. So basically what you want as the next state should be given to the D input. Based on this we can complete the state table as follows

Now lets draw the K map for D1 and D0. Since X is used as an input I am using DC to denote dont care in the K map

The K map for

Based on this the circuit diagram is drawn as below

The circuit is simulated in NI MULTISIM and the design was verified.

Manojponduru answered 8 months ago

Using Multisim, design a 2-bit, synchronous binary counter and verify that it counts in the right...

Using Multisim, design a 2-bit, synchronous binary counter and verify that it counts in the right sequence, Can count up or down and use any FF you desire; 4 screen shots in total: 1 for each input combination

Design a 8-to-3 binary encoder, with priority in binary sequence (i.e. input line 0 has higher...

Design a 8-to-3 binary encoder, with priority in binary sequence (i.e. input line 0 has higher priority than input line 1 etc). There should also be an "active" output which is 1 when any input line is active, and "0" when all input lines are 0. If all input lines are 0, the output lines other than the "active" output are "don't care".

Objective: Design, construct, and test a three-bit counter that counts up or down. An enable input...

Objective: Design, construct, and test a three-bit counter that counts up or down. An enable input E determines whether the counter is on or off.  If E=0, the counter is disabled and remains at its present count even though clock pulses are applied to the flip-flops.  If E=1, the counter is enabled and a second input, x, determines the direction of the count.  If x=1, the circuit counts upward with the sequence 000, 001, 010, 011, 100,...

Create a counter that continuously counts odd numbers backwards (i.e from ‘F’ to ‘0’) and display...

Create a counter that continuously counts odd numbers backwards (i.e from ‘F’ to ‘0’) and display it on 7-sd by using the Verilog code. On this part, you are required to use the clock from the FPGA board. However, the clock frequency is 100 MHz, and it is too fast to be used (10 ?s). Thus, we need to derive a slower clock with a speed of almost 1 s, which the frequency of it is 1 Hz. This process...

Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back...

Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back to 0 to restart the counting sequence. -The circuit has one input run/stop. If the input is 1, the eounter will count. If the input is 0, the counter will freeze in its current location until the input is set to 1 again. -The circuit has one output. It becomes 1 when the counter completes a cycle and starts the next one. Otherwise, that...

Design a decoder counter MOD '10' that counts from 0-9 using 4 flip flops and a...

Design a decoder counter MOD '10' that counts from 0-9 using 4 flip flops and a NAND gate.

A) Design 0?379 count?up counter with BCD counter blocks if input clear signal is synchronous. B) Design...

A) Design 0?379 count?up counter with BCD counter blocks if input clear signal is synchronous. B) Design 0?379 count?up counter with BCD counter blocks if input clear signal is Asynchronous. C) Design of 1/577 frequency divider with BCD count?up counters (Clear signal is Asynchronous)

write a verilog code to implement a digital system that has an odd counter that counts...

write a verilog code to implement a digital system that has an odd counter that counts from 1 to 11. Also, this system has an output Y that detects a specific number in the odd counter. Test your code when you detect the number 3, the output Y is 1, if the counter value is set to 3, otherwise 0.

Design a synchronous 3-bit binary counter that generates the repeated sequence of 0, 3, 4, 7,...

Design a synchronous 3-bit binary counter that generates the repeated sequence of 0, 3, 4, 7, 0, 3, 4, 7, 0… The outputs of the flip-flops are to be the binary output signals of your counter. Your solution needs to include the input equations for the flip-flops, and a circuit diagram for each version. a) Design the counter using D flip-flops b) Design the counter using T flip-flops c) Design the counter using JK flip-flops

Design a 5 bit binary counter on logicly?