Objective: Design, construct, and test a three-bit counter that counts up or down. An enable input...

Objective: Design, construct, and test a three-bit counter that counts up or down. An enable input E determines whether the counter is on or off.

 If E=0, the counter is disabled and remains at its present count even though clock pulses are applied to the flip-flops.

 If E=1, the counter is enabled and a second input, x, determines the direction of the count.

 If x=1, the circuit counts upward with the sequence 000, 001, 010, 011, 100, 101, 110, 111 and the count repeats.

 If x=0, the circuit counts downward with the sequence 111, 110, 101, 100, 011, 010, 001, 000 and the count repeats. (Do not use E to disable the Clock) Note: Design the sequential circuit with E and x as inputs.

Expert Solution

Manojponduru answered 10 months ago

Using Behavorial VHDL, design a 4-bit up/down counter.

Using behavioral VHDL, 32-bit up counter with enable.

You are to design an 4 bit counter that takes as input a clock and a...

You are to design an 4 bit counter that takes as input a clock and a reset signal and outputs a 4-bit count When the clock is asserted and the reset is high, the clock increments. When it increments at 1111,it resets to 0000 Create a schematic diagram of your design using either Xilinx ISE or a drawing tool of your choice or a neatly hand-drawn diagram Create a Verilog module within Xilinx. Verify your design is syntactically correct. Create...

(a) Design an FSM (only state diagram and state table) for a 3-bit counter that counts...

(a) Design an FSM (only state diagram and state table) for a 3-bit counter that counts through odd numbers downwards. Assume the reset state to be the lowest value of the counter. Use an active low reset to reset the counter. (b) Write a behavioral VHDL code that implements the FSM. (c) Write a VHDL test bench to test the FSM.

Using Multisim, design a 2-bit, synchronous binary counter and verify that it counts in the right...

Using Multisim, design a 2-bit, synchronous binary counter and verify that it counts in the right sequence, Can count up or down and use any FF you desire; 4 screen shots in total: 1 for each input combination

Design a 4-bit up/down counter which displays its output on the the 7-led segment using the...

Design a 4-bit up/down counter which displays its output on the the 7-led segment using the decoder used in Lab 2. In this lab, you will design a 4-bit up/down counter which displays its output on the 7-segment LED using the decoder that you designed in Lab 2. The 4-bit up/down counter module has 4 inputs, Clk_1Hz, Reset, Pause, and Up; and a 4-bit output Count. If Reset is 1, the counter should reset its count value to zero (0000)....

Design and inplement a synchronous counter that counts.

Objective: Design and test a 4-bit Right shift register with serial input. Part I Use D...

Objective: Design and test a 4-bit Right shift register with serial input. Part I Use D flip-flops (FF) in your design (Memory → D Flip-Flop). Ensure the output of each FF (Q) goes to an output so the functionally of the shift register can be verified. All 4 Flip-Flop need to share a common clock which is connected to an input you can control. Verify the functionally of the circuit by changing the input value and toggling the clock. You...

Design a 3 bit binary GRAY DOWN counter using T-FF

A) Design 0?379 count?up counter with BCD counter blocks if input clear signal is synchronous. B) Design...

A) Design 0?379 count?up counter with BCD counter blocks if input clear signal is synchronous. B) Design 0?379 count?up counter with BCD counter blocks if input clear signal is Asynchronous. C) Design of 1/577 frequency divider with BCD count?up counters (Clear signal is Asynchronous)

Question