Question

In: Computer Science

Design a 8-to-3 binary encoder, with priority in binary sequence (i.e. input line 0 has higher...

Design a 8-to-3 binary encoder, with priority in binary sequence (i.e. input line 0 has higher priority than input line 1 etc). There should also be an "active" output which is 1 when any input line is active, and "0" when all input lines are 0. If all input lines are 0, the output lines other than the "active" output are "don't care".

Solutions

Expert Solution

The truth table for the 8-to-3 priority encoder will be

D7 D6 D5 D4 D3 D2 D1 D0 Q2 Q1 Q0 O
0 0 0 0 0 0 0 0 x x x 0
x x x x x x x 1 0 0 0 1
x x x x x x 1 0 0 0 1 1
x x x x x 1 0 0 0 1 0 1
x x x x 1 0 0 0 0 1 1 1
x x x 1 0 0 0 0 1 0 0 1
x x 1 0 0 0 0 0 1 0 1 1
x 1 0 0 0 0 0 0 1 1 0 1
1 0 0 0 0 0 0 0 1 1 1 1

In the above truth table, D0 to D7 are 8 input lines; Q0 to Q2 are 3 output lines and O is active output.

----------------------------------------

  Steps to write the equations:

  • For a particular output, select the rows with output value 1 only. For example, Q0 has output value 1 for rows highlighted in green above.
  • Make the expression of that particular output using those rows only. For example, Q0 will result in the expression:

-----------------------------------------

Using the above truth table, we will derive the expression for Q0 to Q2 and O.

We are using the property to reduce the expressions below:

Verification:

provide input to lines 2 and 3.

Q0 = 0

Q1 = 1

Q2 = 0

We got the answer 010 which is 2.

----------------------------------------------

For the bonus part, the truth table will be

The priority order is 3, 4, 0, 2, 1, 5, 7, 6.

D7 D6 D5 D4 D3 D2 D1 D0 Q2 Q1 Q0 O
0 0 0 0 0 0 0 0 x x x 0
x x x 0 0 x x 1 0 0 0 1
x x x 0 0 0 1 0 0 0 1 1
x x x 0 0 1 x 0 0 1 0 1
x x x x 1 x x x 0 1 1 1
x x x 1 0 x x x 1 0 0 1
x x 1 0 0 0 0 0 1 0 1 1
0 1 0 0 0 0 0 0 1 1 0 1
1 x 0 0 0 0 0 0 1 1 1 1

Now use this above truth table to find the equation for Q0 to Q2 and simplify them using boolean algebra properties.


Related Solutions

Give the VHDl code for your an 8-to-3 priority encoder using two 4-to-2 priority encoders and...
Give the VHDl code for your an 8-to-3 priority encoder using two 4-to-2 priority encoders and any additional necessary gates. Use port maps and code the structural behavior using logic gates not if else statements.
Design a synchronous 3-bit binary counter that generates the repeated sequence of 0, 3, 4, 7,...
Design a synchronous 3-bit binary counter that generates the repeated sequence of 0, 3, 4, 7, 0, 3, 4, 7, 0… The outputs of the flip-flops are to be the binary output signals of your counter. Your solution needs to include the input equations for the flip-flops, and a circuit diagram for each version. a) Design the counter using D flip-flops b) Design the counter using T flip-flops c) Design the counter using JK flip-flops
please can you do VHDL coding for 8:3 priority encoder with test banch and run and...
please can you do VHDL coding for 8:3 priority encoder with test banch and run and simulating in modelsim Also , can make the code easy to copy and big screen for waveform please help me please
Write down the truth table fora 4-to-2 priority encoderhaving input W[3:0]and with priority levels in the...
Write down the truth table fora 4-to-2 priority encoderhaving input W[3:0]and with priority levels in the decreasing order (i.e., W[0]-Highest, ....., W[3]-Least). Write down the Verilog code for implementing   the same. plz asap fast
design a sequence detector that detects the sequence: 110. The device has one input x and...
design a sequence detector that detects the sequence: 110. The device has one input x and one output Y. When the input sequence is set to 1 followed by a 1 followed by a 0, then Y is set to 1 otherwise Y is set to 0. Use J-K flip-flops and minimum number of states is designing this detector and show the followings: a) Show the state diagram b)Show the state table for this detector
Design a Mealy state diagram for a sequence detector that has a single input and a...
Design a Mealy state diagram for a sequence detector that has a single input and a single output. The output is to be “1” unless the input has been “0” for four consecutive clock pulses or “1” for three consecutive pulses. Implement your design using D flip-flops and any logic gates. Assume non-overlapping input sequences are to be detected.
A binary counter has one input X and counts as follows. If X = 0, it...
A binary counter has one input X and counts as follows. If X = 0, it counts 2, 3, 1 and repeats; if X = 1, it counts 1, 0, 3 and repeats. You can assume that the following cases do not occur: counter value is 0 with X = 0, and counter value is 2 with X = 1. (a) Draw the state diagram of the binary counter above. Use the binary counting values as the state names. You...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary integer (A), 2-bit binary integer (B). • Output: 5-bit binary integer (X) = (AxB). For example, A=6, B=2, X=6x2=12. Notation: • A=(A2,A1,A0) • B=(B1,B0) • X=(X4,X3,X2,X1,X0) Required Output: Show the truth table and a minimal logic expression for each of the outputs. Also, draw a logic diagram using discrete gates. Extra Credit: Redesign by using multiplexers and minimal discrete logic as appropriate. 1 |...
Design a state machine to recognize if a binary string contains any occurrence of the sequence...
Design a state machine to recognize if a binary string contains any occurrence of the sequence “10101”. Is it possible to design this state machine with less states? By using Finite State machine designer. http://madebyevan.com/fsm/
Please write in multisim: Design 3 bit a synchronous counter to produce the following sequence: 0, 1, 2, 5, 3 then 0.by using...
Please write in multisim: Design 3 bit a synchronous counter to produce the following sequence: 0, 1, 2, 5, 3 then 0.by using J-K Filp Flop.. Please i need in multisim and Step of solution. Thanks!!
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT