Question

In: Electrical Engineering

Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two...

Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two inputs: step and reset. If the step input is 1 the count progresses to the next value, if 0 you stay at the current value. If the reset input is 1 the count returns to 0, if 0 it has no effect. If both step and reset are 1, reset takes precedence.
Use J-K flip flops in your design and follow the design process outlined:
• Derive a state diagram for the circuit
• Create a state table
• Derive the flip-flop input equations and output equations
• Draw the logic diagram
• Implement the logic circuit on your breadboard for presentation

Solutions

Expert Solution

PRESENT STATE

INPUTs

NEXT STATE

JK EXCITATION INPUT

Q1

Q0

STEP

RESET

Q1+

Q0+

J1

K1

J0

K0

0

0

0

0

0

0

0

X

0

X

0

0

0

1

0

0

0

X

0

X

0

0

1

0

0

1

0

X

1

X

0

0

1

1

0

0

0

X

0

X

0

1

0

0

0

1

0

X

X

0

0

1

0

1

0

0

0

X

X

1

0

1

1

0

1

0

1

X

X

1

0

1

1

1

0

0

0

X

X

1

1

0

0

0

1

0

X

0

0

X

1

0

0

1

0

0

X

1

0

X

1

0

1

0

1

1

X

0

1

X

1

0

1

1

0

0

X

1

0

X

1

1

0

0

1

1

X

0

X

0

1

1

0

1

0

0

X

1

X

1

1

1

1

0

0

0

X

1

X

1

1

1

1

1

0

0

X

1

X

1


Related Solutions

Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back...
Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back to 0 to restart the counting sequence. -The circuit has one input run/stop. If the input is 1, the eounter will count. If the input is 0, the counter will freeze in its current location until the input is set to 1 again. -The circuit has one output. It becomes 1 when the counter completes a cycle and starts the next one. Otherwise, that...
It is required to design a synchronous sequential circuit that receives two input bit streams X...
It is required to design a synchronous sequential circuit that receives two input bit streams X and Y, and detects identical 4-bit sequences in both X and Y that are non-overlapping. The output Z is also a bit stream that produces a 1 only after detecting two identical 4-bit input sequences. Use an asynchronous reset input to reset the sequential circuit to its initial state. Example: X: 001010 110010 0111 1010100 0111 Y: 011010 100010 0111 1000100 0010 Z: 000001...
On logisim or any circuit building program, design a counter that counts 9,8,7,6,5,4,3,2,1,0 then back to...
On logisim or any circuit building program, design a counter that counts 9,8,7,6,5,4,3,2,1,0 then back to 9. After, add to it's output a 7 segment decoder and it's display. thank you!
2. A sequential circuit has two pulse inputs, x1 and x2. The output of the circuit...
2. A sequential circuit has two pulse inputs, x1 and x2. The output of the circuit becomes 1 whenever the pulse sequence x1x1x2x2x2x1 is detected. The output then remains 1 for all subsequent x1 pulses until an x2 pulse occurs. (a) Derive a minimal state table describing the circuit operation. (Here you need to define the states and then perform state reduction). (b) Synthesize the circuit using SR latches in the master rank. (Here, you need to make state assignment,...
complete the Elevator circuit Design from level 1 to 3.
complete the Elevator circuit Design from level 1 to 3.
Consider a sequential circuit to control the washer: The circuit receives 3 input signals: Clock, DoorOpen,...
Consider a sequential circuit to control the washer: The circuit receives 3 input signals: Clock, DoorOpen, and Start. It also maintains a state bit Wash. If DoorOpen = 1, Wash should be set to 0. Otherwise, if Start = 1, Wash should be set to 1 and if Start = 0, Wash should retain its value from previous cycle. Make A truth table to compute the new value of Wash; Make A circuit Diagram. ------------------------------------ How would the truth table...
Design a sequential circuit with 2 JK flip-flops A and B, and 2 inputs, E...
Design a sequential circuit with 2 JK flip-flops A and B, and 2 inputs, E and x. the design must adhere to the following requirements: If E = 0, the circuit remains in the same state regardless of the value of x.  When E = 1 and x = 1, the circuit goes through the state transitions from 00 to 01 to 10 to 11 back to 00 and repeats. When E = 1 and x = 0, the circuit goes through the...
Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to...
Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to write UAE. In this design, the sequential circuit will be used instead of the two bits switches and the output will be shown in three 7-segment displays one for each letter. Letters must glow one by one in a correct sequence where the speed depends on the clock frequency. Use only one circuit as an input for the three 7-segment displays where one of...
Design a synchronous sequential logic circuit with input X (that has been synchronized to the clock)...
Design a synchronous sequential logic circuit with input X (that has been synchronized to the clock) and output Y. Every second high-to-low transition of X results in a one clock period long pulse on Y immediately after the transition. Otherwise, Y is 0. Draw a timing diagram (showing input, output and state variables) for an appropriate sequence on input X
a) Design and implement a combinational circuit that converts excess-3 to BCD code using 2-input NAND...
a) Design and implement a combinational circuit that converts excess-3 to BCD code using 2-input NAND gates. (Design: means show all the steps) b) Draw the logic diagram of 2x4 decoder using NOR gates only. Include an enable input. (describe in details) c) Construct a 5-to-32-line decoder with four 3-to-8 decoders with enable and a 2-to-4-line decoder. Use block diagrams for the components. (Describe in details while you are constructing the required circuit) d) Design a 2-bit multiplier using a...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT