Question

In: Electrical Engineering

Consider a sequential circuit to control the washer: The circuit receives 3 input signals: Clock, DoorOpen,...

Consider a sequential circuit to control the washer:

The circuit receives 3 input signals: Clock, DoorOpen, and Start. It also maintains a state bit Wash.

If DoorOpen = 1, Wash should be set to 0.

Otherwise, if Start = 1, Wash should be set to 1 and if Start = 0, Wash should retain its value from previous cycle.

Make A truth table to compute the new value of Wash;

Make A circuit Diagram.

------------------------------------

How would the truth table look for this problem? I'm confused about how the state bit works with the table.

Here's my first attempt:

Clock Door Open Start Current Wash Next Wash
0 0 0 1 1
0 0 1 1 0
0 1 0 0 0
0 1 1 1 0
1 0 0 1 1
1 0 1 1 0
1 1 0 0 0
1 1 1 1 0

I don't know if this is right, let me know what is wrong with this.

Solutions

Expert Solution

Here one thing to note that what is the purpose of clock input, is it use as a power supply to the circuit or it is used as sequential clock, which is used to change the state of the output or it is just a input signal which is used as external input like we use on finite state machine design.

If we consider clock as a power supply to the circuit then output will not change irrespective of the bit dooropen and start. As no specifications is given for clock, we can consider it as rising edge clock pulse which starts process when clock will be 1 and when clock =0 then no operation will be performed.

Here one thing we must note that what is the use of next wash bit. When door will be open then wash will be zero and therefore next wash will be zero. But when door is closed and and start bit is 1 then wash will be 1 and hence next wash will be 1 or 0, why you will use of your washing is done, hence it will be (X) i.e. 0 or 1 depends on user.

If we consider clock as input signal then state table as given below,

Now consider clock as external input then state table is

Arrow represent when start is 0 and door is closed then wash will be previous state. When door is open, then wash must be 0 irrespective of start bit.

Note- please find me in comment box if you find any query.


Related Solutions

Design a synchronous sequential logic circuit with input X (that has been synchronized to the clock)...
Design a synchronous sequential logic circuit with input X (that has been synchronized to the clock) and output Y. Every second high-to-low transition of X results in a one clock period long pulse on Y immediately after the transition. Otherwise, Y is 0. Draw a timing diagram (showing input, output and state variables) for an appropriate sequence on input X
It is required to design a synchronous sequential circuit that receives two input bit streams X...
It is required to design a synchronous sequential circuit that receives two input bit streams X and Y, and detects identical 4-bit sequences in both X and Y that are non-overlapping. The output Z is also a bit stream that produces a 1 only after detecting two identical 4-bit input sequences. Use an asynchronous reset input to reset the sequential circuit to its initial state. Example: X: 001010 110010 0111 1010100 0111 Y: 011010 100010 0111 1000100 0010 Z: 000001...
Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to...
Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to write UAE. In this design, the sequential circuit will be used instead of the two bits switches and the output will be shown in three 7-segment displays one for each letter. Letters must glow one by one in a correct sequence where the speed depends on the clock frequency. Use only one circuit as an input for the three 7-segment displays where one of...
A clocked sequential circuit has three states, A, B, and C, and one input X. As...
A clocked sequential circuit has three states, A, B, and C, and one input X. As long as the input X is '1', the circuit alternates between the states A and C. If the input X becomes '0' (either in state A or C), the circuit goes to the state B and remain in state B as long as X continues to be '0'. The circuit returns to state A if the input becomes '0' once again and from then...
1) design a circuit that output is generated based on the control signals Inputs are A1,...
1) design a circuit that output is generated based on the control signals Inputs are A1, A0 and B1, B0 C1 C0 Output 0      0 add 0      1       subtract 1 0 AND 1 1       EXOR 2) Design a 5 by 32 decoder using 3 by 8 or smaller decoders
Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two...
Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two inputs: step and reset. If the step input is 1 the count progresses to the next value, if 0 you stay at the current value. If the reset input is 1 the count returns to 0, if 0 it has no effect. If both step and reset are 1, reset takes precedence. Use J-K flip flops in your design and follow the design process...
3.Consider a series RLC circuit. a) When the capacitor is charged and the circuit is closed,...
3.Consider a series RLC circuit. a) When the capacitor is charged and the circuit is closed, find the condition for the current to be oscillatory. b) When the circuit is connected to an AC source V = ?0 cos??, find the voltage across the inductor and the angular frequency at which the voltage across the inductor is maximized.
Consider a finite state machine with a control input called mode. When mode = 0, the...
Consider a finite state machine with a control input called mode. When mode = 0, the machine operates as a mod-3 down counter, where the outputs are the count values. When mode = 1, the machine's output progresses through the last 4 digits of your WCU ID (1133) number (1 digit per clock cycle). Complete each of the steps which follow. (a) Draw the state diagram for this machine. (b) Write RTL Verilog code which implements this design. Submit your...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary integer (A), 2-bit binary integer (B). • Output: 5-bit binary integer (X) = (AxB). For example, A=6, B=2, X=6x2=12. Notation: • A=(A2,A1,A0) • B=(B1,B0) • X=(X4,X3,X2,X1,X0) Required Output: Show the truth table and a minimal logic expression for each of the outputs. Also, draw a logic diagram using discrete gates. Extra Credit: Redesign by using multiplexers and minimal discrete logic as appropriate. 1 |...
Use as few 3-input NOR gates as possible to design a bubble detector circuit for 8-bit...
Use as few 3-input NOR gates as possible to design a bubble detector circuit for 8-bit thermometer code. An n-bit thermometer code represents an integer m, with m 1s followed by (n-m) 0s. 1-bit bubble is an error in coding when a solitary 0 (or 1) is found in between two 1s (or 0s). What is the size of your circuit in terms of the number of NOR gates used? Implement using structural verilog and include a test bench.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT