In: Electrical Engineering
Design a synchronous sequential logic circuit with input X (that has been synchronized to the clock) and output Y. Every second high-to-low transition of X results in a one clock period long pulse on Y immediately after the transition. Otherwise, Y is 0.
Draw a timing diagram (showing input, output and state variables) for an appropriate sequence on input X