Question

In: Electrical Engineering

On logisim or any circuit building program, design a counter that counts 9,8,7,6,5,4,3,2,1,0 then back to...

On logisim or any circuit building program, design a counter that counts 9,8,7,6,5,4,3,2,1,0 then back to 9. After, add to it's output a 7 segment decoder and it's display.

thank you!

Solutions

Expert Solution

PRESENT STATE

NEXT STATE

Q3

Q2

Q1

Q0

Q3+

Q2+

Q1+

Q0+

0

0

0

0

1

0

0

1

0

0

0

1

0

0

0

0

0

0

1

0

0

0

0

1

0

0

1

1

0

0

1

0

0

1

0

0

0

0

1

1

0

1

0

1

0

1

0

0

0

1

1

0

0

1

0

1

0

1

1

1

0

1

1

0

1

0

0

0

0

1

1

1

1

0

0

1

1

0

0

0

1

0

1

0

X

X

X

X

1

0

1

1

X

X

X

X

1

1

0

0

X

X

X

X

1

1

0

1

X

X

X

X

1

1

1

0

X

X

X

X

1

1

1

1

X

X

X

X

We will be using D-Flip Flop for the Implementation as D - Input is same as next state expressions derived below using K-Maps.

Circuit is implemented and verified on MultiSim


Related Solutions

Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back...
Question 3: A)Design a BCD counter. -The circuit counts from 0 to 9, then resets back to 0 to restart the counting sequence. -The circuit has one input run/stop. If the input is 1, the eounter will count. If the input is 0, the counter will freeze in its current location until the input is set to 1 again. -The circuit has one output. It becomes 1 when the counter completes a cycle and starts the next one. Otherwise, that...
Design a circuit using PIC 18F458, which counts the number of input pluses read by any...
Design a circuit using PIC 18F458, which counts the number of input pluses read by any input I/O port of the PIC 18 and show the pulses counting state on the 7-segment display. Hint: For Input pulses function generator or 555 Astable oscillator can be used.
Design a mod 5 counter as a (a) synchronous circuit (b) asynchronous circuit
Design a mod 5 counter as a (a) synchronous circuit (b) asynchronous circuit
(a) Design an FSM (only state diagram and state table) for a 3-bit counter that counts...
(a) Design an FSM (only state diagram and state table) for a 3-bit counter that counts through odd numbers downwards. Assume the reset state to be the lowest value of the counter. Use an active low reset to reset the counter. (b) Write a behavioral VHDL code that implements the FSM. (c) Write a VHDL test bench to test the FSM.
design a logic circuit that counts the number of 1s in 12 inputs(a0...a11) and outputs a...
design a logic circuit that counts the number of 1s in 12 inputs(a0...a11) and outputs a 4-bit binary that represents the count of 1s. for example, if input is 111111111111 which has 12 1s, then output should be 1100 note :Do not use clocking. draw logic diagram.
Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two...
Design and implement a sequential circuit that counts from 0-3 in a repeating cycle with two inputs: step and reset. If the step input is 1 the count progresses to the next value, if 0 you stay at the current value. If the reset input is 1 the count returns to 0, if 0 it has no effect. If both step and reset are 1, reset takes precedence. Use J-K flip flops in your design and follow the design process...
Design a decoder counter MOD '10' that counts from 0-9 using 4 flip flops and a...
Design a decoder counter MOD '10' that counts from 0-9 using 4 flip flops and a NAND gate.
1. (20pts) Design a 3-bit counter that counts from 0000 to 1111 using JK flip/flops. Do...
1. (20pts) Design a 3-bit counter that counts from 0000 to 1111 using JK flip/flops. Do not forget to include the carry to detect overflow.
write a program in c++ to design a tuning circuit for a given frequency bond using...
write a program in c++ to design a tuning circuit for a given frequency bond using a variable capacity to determine the value of an inductance required for a given frequency range
Design a 5-bit binary counter using JK flip flops. Draw the flip-flop circuit diagram, the state...
Design a 5-bit binary counter using JK flip flops. Draw the flip-flop circuit diagram, the state graph, the timing diagram, the truth table (with clk pulse) and the state table (with present and next states).
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT