Question

In: Computer Science

a) The capacity of a memory chip is specified as 64K x 8 bits. Find out...

a) The capacity of a memory chip is specified as 64K x 8 bits. Find out the address lines & the data lines for the chip. b) A memory block has 20 address lines & 16 data lines. Specify its capacity c) Assume a 32-bit microprocessor is to be used in a computer system, what is the size of its address bus, data bus, control bus and the registers if it needs to access up to 32GB of data? Assume that each memory locations can store a 32-bit word.

Solutions

Expert Solution

a) Assuming that number of address lines (address bits) is n, how can we find n? If n=1, you can only address 2 locations (0 and 1). If n=2, you can address 4 locations (0, 1, 2, and 3). As you can see, number of addressable locations = 2^n.
Given that number of addressable locations = 1024, then 1024=2^n
This means that Address line n=l log(64*1024) to the base 2=16
Thus, n=16.

You have 8 bits for every location, therefore your memory needs a data bus with 8 lines. Every time you read a location (by loading its address on the address bus), the 8 bits that are stored at that location are loaded (by the memory chip) on the 8-line data bus.

b)  A memory block has 20 address lines & 16 data lines. Its capacity is=1024KX16

c)

In computer architecture, 32-bit integers, memory addresses, or other data units are those that are 32 bits (4 octets or 4 Bytes) wide. Also, 32-bit CPU and ALU architectures are those that are based on registers, address buses, or data buses of that size. 32-bit microcomputers are computers in which 32-bit microprocessors are the norm. We know that n-bit microprocessor can handle n-bit word size.

As n-bit register can store 2n different values so, a 32-bit register can store 232 different values. The range of integer values that can be stored in 32 bits depends on the integer representation used. We know there are two most common representations for integer data. And they are Unsigned and Signed representations. The range is 0 through 4,294,967,295 (232 − 1) for representation as an Unsigned binary number, and −2,147,483,648 (−231) through 2,147,483,647 (231 − 1) for representation as two's complement Signed numbers.

One important consequence is that a processor with 32-bit memory addresses can directly access at most 4 GB of byte-addressable memory. But due to some issues, though in practice the limit may be lower.


Related Solutions

A 64 bit computer uses a memory of 32KB. Work out the number of bits of...
A 64 bit computer uses a memory of 32KB. Work out the number of bits of AR, DR, PC, AC, and the HEX code of the address of last memory location. b) The memory attached to a processor has access time of 400ns. When a cache memory is introduced in the system, it is found that on average the access time for the computer was 30% greater than the cache access time for a miss ratio of 0.10. Work out...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x 8 bits (here a basic memory storage unit is a byte or 8 bits), how many bits are needed to represent each address that is uniquely associated with each basic storage unit? For this memory system, if high-order interleaving is used, what is the address structure (i.e., what bits are used to select the chip and what bits are used to identify the offset...
Make a schema for a memory size of 65536 words per 8 bits. Use 8k  by 8-bit...
Make a schema for a memory size of 65536 words per 8 bits. Use 8k  by 8-bit 2764 memory a) with a single decoder 388 and inverters. b) Use a decoder 2 4 and inverters? Help?   How to implement?
Given a memory address of 34Ah (10 bits) with 4 memory banks. Determine the memory bank...
Given a memory address of 34Ah (10 bits) with 4 memory banks. Determine the memory bank address and the address of the word in the bank using Low Order Interleaving (LOI).
Chapter 8 1. Which of control signal lines can be used in the off-chip memory expansion...
Chapter 8 1. Which of control signal lines can be used in the off-chip memory expansion of MCS-51 single chip microcomputer ? Please explain the functions of each control signal line. 10. In single chip microcomputer, we use one chip EPROM2764 and one SRAM6264 to expand memory storage. Assume the initial address of ROM is 000H, and the initial address of RAM is 2000H. Please draw the system circuit scheme, then show the address range clearly.
Chapter 8 1. Which of control signal lines can be used in the off-chip memory expansion...
Chapter 8 1. Which of control signal lines can be used in the off-chip memory expansion of MCS-51 single chip microcomputer ? Please explain the functions of each control signal line. 10. In single chip microcomputer, we use one chip EPROM2764 and one SRAM6264 to expand memory storage. Assume the initial address of ROM is 000H, and the initial address of RAM is 2000H. Please draw the system circuit scheme, then show the address range clearly.
The Packaging Company produces boxes out of cardboard and has a specified weight of 8 oz....
The Packaging Company produces boxes out of cardboard and has a specified weight of 8 oz. A random sample of 20 boxes cans yielded a sample mean of 7.5 oz. Given the data's distribution is normally distributed and standard deviation is 1.4 oz, for a 95% confidence interval, what is the lower confidence limit? What is the standard error? What is the estimated margin of error?
The Packaging Company produces boxes out of cardboard and has a specified weight of 8 oz....
The Packaging Company produces boxes out of cardboard and has a specified weight of 8 oz. A random sample of 20 boxes cans yielded a sample mean of 7.5 oz. Given the data's distribution is normally distributed and standard deviation is 1.4 oz, for a 95% confidence interval, what is the critical statistic? A Chip Company claims that there is 32 oz in every bag of chips with a specified population standard deviation of 1.5. A sample of 40 bags...
A computer memory manufacturer specifies that its memory chip stores data incorrectly an average of 6.3...
A computer memory manufacturer specifies that its memory chip stores data incorrectly an average of 6.3 out of 10 million cycles with a standard deviation of 0.48. A batch of 30 chips your company ordered stores data incorrectly an average of 6.9 times per 10 million cycles. a. Does it seem reasonable that your 30 chips are a random sample from a population with the specifications given by the computer memory manufacturer? Use a = 0.052 tail. b. What is...
A. Assume that x has a normal distribution with the specified mean and standard deviation. Find...
A. Assume that x has a normal distribution with the specified mean and standard deviation. Find the indicated probability. (Round your answer to four decimal places.) μ = 15.1; σ = 3.5 P(10 ≤ x ≤ 26) = μ = 41; σ = 15 P(50 ≤ x ≤ 70) = μ = 101; σ = 13 P(x ≥ 120) = B. A person's blood glucose level and diabetes are closely related. Let x be a random variable measured in milligrams...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT