Make a schema for a memory size of 65536 words per 8 bits. Use 8k by 8-bit...

Make a schema for a memory size of 65536 words per 8 bits. Use 8k by 8-bit 2764 memory a) with a single decoder 388 and inverters. b) Use a decoder 2 4 and inverters? Help? How to implement?

Expert Solution

Schematic for 64Kx8 memory using 8Kx8 chips and 3x8 decoder

Schematic diagram of 64Kx8 memory using 8Kx8 chips , two 2x4 decoders and one inverter

I used the same principle in both designs a , b

I.e basically address decoding using available decoders in both cases using ( A15-A13) address lines as input to decoder and using the decoder outputs to drive chip select of respective memory chip (8Kx8)

As u know in decoder once only one outout will be high so at a particular input address only one memory chip will be active to load or store data in specified memory location

Manojponduru answered 1 year ago

The followings are 8-bit words is stored in the memory. Suppose when the words were read...

The followings are 8-bit words is stored in the memory. Suppose when the words were read from the memory, the check bits are calculated to be 0010. Using Hamming error correction code, find the he check bits stored together with the word, the syndrome word and the word fetched from the memory for the word given below. 0110 1010 1111 0001

A 64 bit computer uses a memory of 32KB. Work out the number of bits of...

A 64 bit computer uses a memory of 32KB. Work out the number of bits of AR, DR, PC, AC, and the HEX code of the address of last memory location. b) The memory attached to a processor has access time of 400ns. When a cache memory is introduced in the system, it is found that on average the access time for the computer was 30% greater than the cache access time for a miss ratio of 0.10. Work out...

A 12-bit Hamming code word containing 8 data bits and 4 parity bits is read from...

A 12-bit Hamming code word containing 8 data bits and 4 parity bits is read from memory. What was the original 12-bit word written into memory, if the 12-bit word read were the following? (i) 000011101010 (ii) 101110000110 (iii) 101111110100

a) The capacity of a memory chip is specified as 64K x 8 bits. Find out...

a) The capacity of a memory chip is specified as 64K x 8 bits. Find out the address lines & the data lines for the chip. b) A memory block has 20 address lines & 16 data lines. Specify its capacity c) Assume a 32-bit microprocessor is to be used in a computer system, what is the size of its address bus, data bus, control bus and the registers if it needs to access up to 32GB of data? Assume...

IEEE 754 format of 32-bit floating-point is as follows. 1 8 (bits) 23 (bits) What’s stored...

IEEE 754 format of 32-bit floating-point is as follows. 1 8 (bits) 23 (bits) What’s stored in each region? What’s the bias value and how to get it? For decimal fraction: – 0.625, please represent it as given format (Note: you must show the specific procedure/stepsin order to get full credits. If you only present final result directly, you will only get half of the credits even if it is correct.).

13. A digital computer has a memory unit with 32 bits per word. The instruction set...

13. A digital computer has a memory unit with 32 bits per word. The instruction set consists of 260 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory? d) What...

A digital computer has a memory unit with 32 bits per word. The instruction set consists...

A digital computer has a memory unit with 32 bits per word. The instruction set consists of 122 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory? d) What is...

Problem 3. A digital computer has a memory unit with 32 bits per word. The instruction...

Problem 3. A digital computer has a memory unit with 32 bits per word. The instruction set consists of 122 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory? d)...

Interpret these signed 8-bit sequences with each type of signed/unsigned encoding. Remember the bits are arbitrary!...

Interpret these signed 8-bit sequences with each type of signed/unsigned encoding. Remember the bits are arbitrary! They can be interpreted in many different ways. C.1: Complete the following table using decimal (base-10) numbers. The first line is already completed for you bit sequence unsigned sign-magnitude 1s’ complement 2’s complement 00000101 +5 +5 +5 +5 11110001 ? ? ? ? 01010011 ? ? ? ? 10000000 ? ? ? ? 11111111 ? ? ? ?

Consider a simple system with 8-bit block size. Assume the encryption (and decryption) to be a...

Consider a simple system with 8-bit block size. Assume the encryption (and decryption) to be a simple XOR of the key with the input. In other words, to encrypt x with k we simply perform x⊕k giving y. Similarly, to decrypt y, we perform y⊕k giving x. You are given the following 16-bit input 1A2Bin hexadecimal. You are provided IV as 9D in hexadecimal. The key to be used (where appropriate) is 7C in hexadecimal. Compute the encrypted output with...

Question