HSC12 Microcontroller To create a delay using the Output Compare Channel 6, we add a number of cycles (CCOUNT)to TC6 and then wait until TCNT is equal to TC6. This happens when TLFG1(6) =1. Assuming an E-clock of 24 MHz: Complete the following table in order to generate the given delays:
|
CCOUNT |
Prescaler |
Delay |
|
1 us |
||
|
100 us |
||
|
500 us |
||
|
2 ms |
||
|
80 ms |
||
|
300ms |
In: Electrical Engineering
determine the resonant of the dominant cavity mode for an air-filled rectangular waveguide
In: Electrical Engineering
Draw a breadboard fritzing diagram that connects a HT12D decoder, 433 MHz Receiver, L2930 Motor Driver and 2 DC motors that allows for bidirectional proportional motor control.
In: Electrical Engineering
a)Constract the use of electromechanical relays
against a PLC in the implementation of an automatic solution,
giving the merits of using the PLC.
b) Two digital outputs y and z need to controlled as follows:
Y turns on if inputs x1 and x2 are high or if input x3 is low and
input x4 is high. Y stays on for 7s and then turns off, while
simultaneously setting the output z to high. Z stays high for 5s,
following which the sequence is repeated. The process is started by
pressing a start pushbutton and is stopped by pressing a stop
pushbutton.
Draw a ladder logic diagram to program a PLC for this
application.
In: Electrical Engineering
Recall that a float is stored in the following format:
±sign 1.mantissa • 2^exponent?127
where sign is 1 bit, exponent is 8 bits, and mantissa is 23 bits. Write a C function that accepts an int parameter and returns a float represented by the bits in the int. The 32-bit integer is organized as 1-bit sign, 8-bit exponent, 23-bit mantissa. For example, 0x3F800000 represents 1.0 because the sign bit is 0, the exponent is 127, and the mantissa is all 0’s.
It has to be a proper c executable code.Please help.
In: Electrical Engineering
How can we make proof of Maxwell equations? Please derive Maxwell equations
In: Electrical Engineering
Three balanced 3-phase loads are connected in parallel. Load 1 is Y-connected with an impedance of 400 + j300 ? per phase, load 2 is ?-connected with an impedance of 2400 – j1800 ? per phase, and load 3 is absorbing 172.8 + j2203.2 kVA. The loads are fed from a set of distribution lines with an impedance of 2 + j16 ? per line. The magnitude of the line-to-neutral voltage at the load end of the line is 24?3 kV(rms). Find the total complex power delivered by the generator
In: Electrical Engineering
18. explain the process of biomass conversion.
In: Electrical Engineering
13. explain how is plasma confined for fusion?
In: Electrical Engineering
14. what is cold fusion, and why didn't it work?
In: Electrical Engineering
In: Electrical Engineering
In: Electrical Engineering
10. what is fusion any why is it considered the future of energy?
In: Electrical Engineering
Using design theory:
construct a difference aplifier that meets the following design equation: V0=2Vb-4Va. You must use resistor values that range from 200 Ohms - 50k Ohms. The rail voltage must be +- 12V.
Use your design equations to determine the output voltage Vo for the following input cases:
1. Va= 1.0V DC, Vb= 2V DC
2. Va=Vb=1.0 Vpp 1 kHz sinusoidal voltage
3.Va=Vb=3.0 Vpp 1kHz triangular waveform voltage
In: Electrical Engineering