Question

In: Computer Science

Imagine a new kind of flip-flop called a J N flip-flop which has two inputs J...

Imagine a new kind of flip-flop called a J N flip-flop which has two inputs J and N. Input J behaves like the J input of the J K flip-flop, and input N behaves like the complement of the K input of a J K flip-flop (N=K’). Derive the characteristic table and excitation table of the J N flip-flop. Show that a D flip-flop can be constructed from a J N flip-flop by connecting its two inputs (J and N) together.

Solutions

Expert Solution

solution:

given data:

Imagine a new kind of flip-flop called a J N flip-flop :

1) Before starting the conversion, let us consider the characteristic table of JK Flipflop

J K Qn Qn+1
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0

The minimized table will be shown below :

J K Output
0 0 Qn
0 1 0
1 0 1
1 1 (Qn )'

Similarly the excitation table of JK-Flipflop is

<-------------------Outputs--------------------><---Inputs-->

Present State(Qn) Next State(Qn+1) J K
0 0 0 Φ
0 1 1 Φ
1 0 Φ 1
1 1 Φ 0

Now coming to new flipflop J-N, given that J=J input of JK Flipflop and N= K' of JK Flipflop. So the characterstic table of J-N Flipflop is as follows:

      J            K'            Qn         Qn+1

J N Qn Qn+1
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 1

Here the characteristic table is filled by taking ( J, N, Qn) as ( J, K', Qn). It means Qn+1 for (0,1,0) of ( J, N, Qn) is same as Qn+1 for (0,0,0) of ( J, K', Qn) because N= K'=1. If K'=1 then K=0. So Qn+1 for (0,1,0) is same as Qn+1 for (0,0,0). In the same way other entries are also filled. The minimized table will be:

J N Output
0 0 0
0 1 Qn
1 0 (Qn )'
1 1 1

This can be observed by looking carefully at characteristic table. Consider when J=0 and N=1 output is Qn in minimized table. So for this consider entries in main characteristic table where J=0 and N=1. For these entries if Qn =0, then Qn+1 = 0. If Qn = 1, then Qn+1 = 1. So always same charge is maintained. So Qn+1 = Qn . In this way other entires also can be observed. The excitation table will be as follows:

<-------------------Outputs--------------------><---Inputs-->

Present State(Qn) Next State(Qn+1) J N
0 0 0 Φ
0 1 1 Φ
1 0 Φ 0
1 1 Φ 1

2) Now the obtined JN Flipflop need to be converted to D Flipflop.

Step1: First determine characteristic table of D Flipflop.

D Qn Qn+1
0 0 0
0 1 0
1 0 1
1 1 1

Step2: Now this D input need to be connected to J and N inputs in some manner to get the above excitation for D. It means D need to be realised in terms of J and N. It means for this excitation of Qn to Qn+1 , J and N inputs need to be found out.

D Qn Qn+1 J N
0 0 0 0 Φ
0 1 0 Φ 0
1 0 1 1 Φ
1 1 1 Φ 1

Step3: Now J and N need to be realized in terms of D and Qn thorugh K-Map.

The K-Map for J will be as follows:

On solving the above K-Map the expression will be J = D .

The K-Map for N will be as follows:

On solving the above K-Map the expression will be N = D .

So to make JN Flipflop work like D flipflop J and N need to be connected to D irrespective of charge Qn .

please give me thumb up


Related Solutions

You are to implement the following in VHDL: D flip-flop D flip-flop       with enable and reset J-K...
You are to implement the following in VHDL: D flip-flop D flip-flop       with enable and reset J-K flip flop with asynchronous set T Flip flop with asynchronous clear
Verify the operation of a D flip-flop by providing appropriate inputs to the D, Preset, and...
Verify the operation of a D flip-flop by providing appropriate inputs to the D, Preset, and Clear pins. Use CLOCK input to the flip-flop to function properly ( can be found under wiring in Logisim) //If you present a diagram designed in the "Logisim app" it would be very much appreciated. Thank you
Flip Flop Inc. (FFI) has a capacity to manufacture up to 100,000 flip flops annually in...
Flip Flop Inc. (FFI) has a capacity to manufacture up to 100,000 flip flops annually in Canada. For next year, expected production and sales are 80,000 units with sale price of $10 per unit. The following costs are expected: Production and sales 80,000 units Direct materials used 120,000 $ Direct labour                              80,000 MOH variable 120,000 MOH fixed 280,000 Selling expenses variable   64,000 Selling expenses fixed   56,000 FFI received the following offers: 1.              Africa Imports (AI) would like to purchase 10,000 units...
Read sections in the TTL data sheets pertaining to the 74LS112A Dual J-K flip-flop. 1. For...
Read sections in the TTL data sheets pertaining to the 74LS112A Dual J-K flip-flop. 1. For the 74LS112A, what is the maximum clock rate, minimum pulse width for the clock’s high and low levels, worst case propagation delay of the outputs from the high-to-low clock transition, and minimum input setup time? 2. Design a nine-step counter to count in the following sequence. Use J-K flip-flops, NAND gates, and Inverters only. 0011, 0101, 1001, 1000, 1011, 1010, 0110, 0100, 0111, 0011,...
Write and verify a behavioral Verilog model of J-K flip-flop with active-low asynchronous reset.
Write and verify a behavioral Verilog model of J-K flip-flop with active-low asynchronous reset.
design 4 bit four way traffic light signal by using j k flip flop and 555...
design 4 bit four way traffic light signal by using j k flip flop and 555 timer ic state equation and k map and also schematic diagram.
A sequential circuit has two JK flip-flops A and B, two inputs r and y,...
A sequential circuit has two JK flip-flops A and B, two inputs r and y, and one output z. The flip-flop input equations and circuit output equation are \(\begin{aligned} J_{A} &=A^{\prime} x+B^{\prime} y & K_{A}=B x^{\prime} y^{\prime} \\ J_{B} &=A^{\prime} x y & K_{B}=A^{\prime}+B^{\prime} x \\ z &=A^{\prime} x^{\prime}+B^{\prime} y^{\prime} & \end{aligned}\)(a) Derive the simplified state equations for A and B. (b) Tabulate the state table. (c) Draw the state diagram of the çircuit.
Which of the following combinations of gates can be used to make a clocked SR flip-flop?...
Which of the following combinations of gates can be used to make a clocked SR flip-flop? Assume NOT gates have one input each, all other gates have two inputs each. (One or more is true. Your answer is considered correct only if all and only the true options are selected.) A. 4 NAND gates,2 NOR gates B. 2 AND gates,1 OR gates,1 NAND gates,1 NOR gates C. 1 NAND gates,4 NOR gates D. 1 OR gates,4 NAND gates,7 NOR gates...
1) a) Write a MATLAB function called Area1 having two inputs, r and N, and an...
1) a) Write a MATLAB function called Area1 having two inputs, r and N, and an output, A1. The output A1 should be the area under a curve, f(x), for x starting at x_start and ending at x_end. The input r should be a vector (array) having x_start and x_end as its two elements. The input N should be an integer equal to the number of equallength sub-intervals in which the interval from x_start to x_end should be divided. Here,...
Please no hand writing Start a new Quartus project for D flip-flop with enable, reset, set,...
Please no hand writing Start a new Quartus project for D flip-flop with enable, reset, set, cp. type the VHDL code create the circuits in Quartus.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT