Question

In: Computer Science

In this question, you are provided with an IEEE-754 floating-point number in the form of 8...

In this question, you are provided with an IEEE-754 floating-point number in the form of 8 hexadecimal digits.

You are asked to decode this value into its decimal representation.

You MUST report your answer as a real number.

Do NOT use scientific notation.

Do NOT round or truncate your answer.

Do NOT add any spaces or commas to your answer.

If the converted number is positive, do NOT add the plus sign.

Convert, i.e., decode, 0x48801002 from the 32-bit single-precision IEEE-754 FP representation into decimal representation.   

Solutions

Expert Solution

Answer: 262272.0625

Explanation:
-------------
Hexadecimal     Binary
    0           0000
    1           0001
    2           0010
    3           0011
    4           0100
    5           0101
    6           0110
    7           0111
    8           1000
    9           1001
    A           1010
    B           1011
    C           1100
    D           1101
    E           1110
    F           1111
Use this table to convert from hexadecimal to binary
Converting 48801002 to binary
4 => 0100
8 => 1000
8 => 1000
0 => 0000
1 => 0001
0 => 0000
0 => 0000
2 => 0010
So, in binary 48801002 is 01001000100000000001000000000010
01001000100000000001000000000010
0 10010001 00000000001000000000010
sign bit is 0(+ve)
exp bits are 10010001
   => 10010001
   => 1x2^7+0x2^6+0x2^5+1x2^4+0x2^3+0x2^2+0x2^1+1x2^0
   => 1x128+0x64+0x32+1x16+0x8+0x4+0x2+1x1
   => 128+0+0+16+0+0+0+1
   => 145
in decimal it is 145
so, exponent/bias is 145-127 = 18
frac bits are 0000000000100000000001

IEEE-754 Decimal value is 1.frac * 2^exponent
IEEE-754 Decimal value is 1.0000000000100000000001 * 2^18
1.0000000000100000000001 in decimal is 1.000488519668579
   => 1.0000000000100000000001
   => 1x2^0+0x2^-1+0x2^-2+0x2^-3+0x2^-4+0x2^-5+0x2^-6+0x2^-7+0x2^-8+0x2^-9+0x2^-10+1x2^-11+0x2^-12+0x2^-13+0x2^-14+0x2^-15+0x2^-16+0x2^-17+0x2^-18+0x2^-19+0x2^-20+0x2^-21+1x2^-22
   => 1x1+0x0.5+0x0.25+0x0.125+0x0.0625+0x0.03125+0x0.015625+0x0.0078125+0x0.00390625+0x0.001953125+0x0.0009765625+1x0.00048828125+0x0.000244140625+0x0.0001220703125+0x6.103515625e-05+0x3.0517578125e-05+0x1.52587890625e-05+0x7.62939453125e-06+0x3.814697265625e-06+0x1.9073486328125e-06+0x9.5367431640625e-07+0x4.76837158203125e-07+1x2.384185791015625e-07
   => 1+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.00048828125+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+0.0+2.384185791015625e-07
   => 1.000488519668579
so, 1.000488519668579 * 2^18 in decimal is 262272.0625
so, 01001000100000000001000000000010 in IEEE-754 single precision format is 262272.0625
Answer: 262272.0625




Related Solutions

verilog code to implement 32 bit Floating Point Adder in Verilog using IEEE 754 floating point...
verilog code to implement 32 bit Floating Point Adder in Verilog using IEEE 754 floating point representation.
Describe how zero, infinity, and NaN are stored in IEEE 754 floating point formats
Describe how zero, infinity, and NaN are stored in IEEE 754 floating point formats
a newer version of IEEE 754 defines a half precision floating point format that is only...
a newer version of IEEE 754 defines a half precision floating point format that is only 16 bits wide. the left most bit is still the sign bit. the exponent is 5 bits wide and has a bias of 15, and the fraction is 10 bits long. A hidden 1 is assumed similar to single and double precision formats. what is the bit pattern to represent -0.5 using this format?
IEEE 754 format of 32-bit floating-point is as follows. 1 8 (bits) 23 (bits) What’s stored...
IEEE 754 format of 32-bit floating-point is as follows. 1 8 (bits) 23 (bits) What’s stored in each region? What’s the bias value and how to get it? For decimal fraction: – 0.625, please represent it as given format (Note: you must show the specific procedure/stepsin order to get full credits. If you only present final result directly, you will only get half of the credits even if it is correct.).  
Assume that you have a 12-bit floating point number system, similar to the IEEE floating point...
Assume that you have a 12-bit floating point number system, similar to the IEEE floating point standard, with the format shown below and a bias of 7. The value of a floating point number in this system is represented as    FP = (-1)^S X 1.F X 2^(E-bias) for the floating point numbers A = 8.75 and B = -5.375. The binary representation of A is given as A = 0101 0000 1100 Show the hexidecimal representation of B.
Convert 1101.11011101 x 223 to IEEE Standard 754 for single-precision floating-point binary format. Convert the IEEE...
Convert 1101.11011101 x 223 to IEEE Standard 754 for single-precision floating-point binary format. Convert the IEEE Standard 754 number 11001010100011010101000000000000 to its decimal equivalent.
For IEEE 754 single-precision floating point, what is the hexadecimal representation of 27.101562? A. 35CCD001 B....
For IEEE 754 single-precision floating point, what is the hexadecimal representation of 27.101562? A. 35CCD001 B. 2F5C10D0 C. 41D8D000 D. 7DCA1111 E. None of the above
Using IEEE 754 single precision floating point, write the hexadecimal representation for each of the following:...
Using IEEE 754 single precision floating point, write the hexadecimal representation for each of the following: a. Zero b. -2.0 (base 10) c. 256. 0078125 (base 10) d. Negative infinity
I need a synthesizable Verilog code/module implementing the IEEE 754 Floating Point multiplication and a corresponding...
I need a synthesizable Verilog code/module implementing the IEEE 754 Floating Point multiplication and a corresponding test bench. It should set a flag for underflow and overflow conditions if they arise during the multiplication for the output. It would be greatly appreciated if someone could write this floating point multiplication code in Verilog with some comment lines so i could understand the functioning too with a test bench module ! I have tried to explain everything as clearly as possible...
Convert 1.67e14 to the 32-bit IEEE 754 Floating Point Standard, with the following layout: first bit...
Convert 1.67e14 to the 32-bit IEEE 754 Floating Point Standard, with the following layout: first bit is sign bit, next 8 bits is exponent field, and remaining 23 bits is mantissa field; result is to be in hexadecimal and not to be rounded up. answer choices 5717E27B 57172EB7 5717E2B7 C717E2B7 5771E2B7
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT