In: Computer Science
Question
VHDL code to get the moore and mealy machine to detect the sequence 1101.
Solution
Moore machine
module sd1101_moore(input bit clk,
input logic reset,
input logic din,
output logic dout);
typedef enum logic [2:0] {S0, S1, S2, S3, S4} state_t;
state_t state;
always @(posedge clk or posedge reset) begin
if(reset) begin
dout <= 1'b0;
state <= S0;
end
else begin
case(state)
S0: begin
dout
<=1'b0;
if(din)
state <= S1;
end
S1: begin
dout <=
1'b0;
if(din)
state <= S2;
else
state <= S0;
end
S2: begin
dout <=
1'b0;
if(~din)
state <= S3;
end
S3: begin
dout <=
1'b0;
if(din)
state <= S4;
else
state <= S0;
end
S4: begin
dout <=
1'b1;
if(din)
state <= S1;
else
state <= S0;
end
endcase
end
end
endmodule
Mealy Machine
module sd1101_mealy(input bit clk,
input logic reset,
input logic din,
output logic dout);
typedef enum logic [1:0] {S0, S1, S2, S3} state_t;
state_t state;
always @(posedge clk or posedge reset) begin
if(reset) begin
dout <= 1'b0;
state <= S0;
end
else begin
case(state)
S0: begin
if(din)
begin
state <= S1;
dout <=1'b0;
end
else
dout <=1'b0;
end
S1: begin
if(din)
begin
state <= S2;
dout <=1'b0;
end
else
begin
state <= S0;
dout <=1'b0;
end
end
S2: begin
if(~din)
begin
state <= S3;
dout <=1'b0;
end
else
begin
dout <=1'b0;
end
end
S3: begin
if(din)
begin
state <= S0;
dout <=1'b1;
end
else
begin
state <= S0;
dout <=1'b0;
end
end
endcase
end
end
endmodule