Question

In: Computer Science

IEEE 754 format of 32-bit floating-point is as follows. 1 8 (bits) 23 (bits) What’s stored...

IEEE 754 format of 32-bit floating-point is as follows.

1

8 (bits)

23 (bits)

  1. What’s stored in each region?
  2. What’s the bias value and how to get it?
  3. For decimal fraction: – 0.625, please represent it as given format (Note: you must show the specific procedure/stepsin order to get full credits. If you only present final result directly, you will only get half of the credits even if it is correct.).  

Solutions

Expert Solution

Solution:

Given,

=>IEEE 754 format of 32 bit floating point is given.

1 bit 8 bits 23 bits

(a)

Explanation:

IEEE 754 32 bit frame format:

Sign(S) Exponent(E) Mantissa(M)

   1 bit                          8 bits                                          23 bits

=>Hence 1 bit is for sign(S), 8 bits for biased exponent and 23 bits for mantissa part.

(b)

Explanation:

Calculating value of bias:

=>Bias(k) = 2^(exponent bits - 1) - 1

=>Bias(k) = 2^(8 - 1) - 1

=>Bias(k) = 2^7 - 1

=>Bias(k) = 127

=>Hence bias = 127

=>Normalized form = (1-)^S*(1.M)*2^(E-127)

(c)

Given,

=>Decimal value = -0.625

Explanation:

Converting decimal value to binary:

=>-0.625 = (-0.101)2

Converting binary value to normalized form:

=>(-0.101)2 = (-1)^1*(1.01000000000000000000000)*2^-1

=>Hence S = 1 as number is negative

=>E - 127 = -1

=>E = 126 in decimal

=>E = 11111110 in binary

=>M = 01000000000000000000000

=>Hence number in 32 bits = 1 11111110 01000000000000000000000

I have explained each and every part with the help of statements attached to the answer above.


Related Solutions

verilog code to implement 32 bit Floating Point Adder in Verilog using IEEE 754 floating point...
verilog code to implement 32 bit Floating Point Adder in Verilog using IEEE 754 floating point representation.
Convert 1.67e14 to the 32-bit IEEE 754 Floating Point Standard, with the following layout: first bit...
Convert 1.67e14 to the 32-bit IEEE 754 Floating Point Standard, with the following layout: first bit is sign bit, next 8 bits is exponent field, and remaining 23 bits is mantissa field; result is to be in hexadecimal and not to be rounded up. answer choices 5717E27B 57172EB7 5717E2B7 C717E2B7 5771E2B7
The number –11.375 (decimal) represented as a 32-bit floating-point binary number according to the IEEE 754...
The number –11.375 (decimal) represented as a 32-bit floating-point binary number according to the IEEE 754 standard is
Given the following 32-bit binary sequences representing single precision IEEE 754 floating point numbers: a =...
Given the following 32-bit binary sequences representing single precision IEEE 754 floating point numbers: a = 0100 0000 1101 1000 0000 0000 0000 0000 b = 1011 1110 1110 0000 0000 0000 0000 0000 Perform the following arithmetic and show the results in both normalized binary format and IEEE 754 single-precision format. Show your steps. a)     a + b b)     a × b
Convert the following floating-point number (stored using IEEE floating-point standard 754) to a binary number in...
Convert the following floating-point number (stored using IEEE floating-point standard 754) to a binary number in non-standard form. 0100_0001_1110_0010_1000_0000_0000_0000
Describe how zero, infinity, and NaN are stored in IEEE 754 floating point formats
Describe how zero, infinity, and NaN are stored in IEEE 754 floating point formats
Consider the following 32-bit floating point representation based on the IEEE floating point standard: There is...
Consider the following 32-bit floating point representation based on the IEEE floating point standard: There is a sign bit in the most significant bit. The next eight bits are the exponent, and the exponent bias is 28-1-1 = 127. The last 23 bits are the fraction bits. The representation encodes number of the form V = (-1)S x M x 2E, where S is the sign, M is the significand, and E is the biased exponent. The rules for the...
Convert the following binary number (signed 32-bit floating point IEEE-754) into decimal. 0100 0011 0100 0000...
Convert the following binary number (signed 32-bit floating point IEEE-754) into decimal. 0100 0011 0100 0000 0000 0000 0000 0000
a newer version of IEEE 754 defines a half precision floating point format that is only...
a newer version of IEEE 754 defines a half precision floating point format that is only 16 bits wide. the left most bit is still the sign bit. the exponent is 5 bits wide and has a bias of 15, and the fraction is 10 bits long. A hidden 1 is assumed similar to single and double precision formats. what is the bit pattern to represent -0.5 using this format?
In this question, you are provided with an IEEE-754 floating-point number in the form of 8...
In this question, you are provided with an IEEE-754 floating-point number in the form of 8 hexadecimal digits. You are asked to decode this value into its decimal representation. You MUST report your answer as a real number. Do NOT use scientific notation. Do NOT round or truncate your answer. Do NOT add any spaces or commas to your answer. If the converted number is positive, do NOT add the plus sign. Convert, i.e., decode, 0x48801002 from the 32-bit single-precision...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT