SOLVE FOLLOWING
a. Desgin and VERILOG code of a 3 bit up
down counter USING T FLIP FLOP.....
b. using behavioural module.Write a verilog
discription of an N-BIT up down binary counter. Record the
simulation output waveform in observation.....
Design a 5-bit binary counter using JK flip flops.
Draw the flip-flop circuit diagram, the state graph, the timing
diagram, the truth table (with clk pulse) and the state table (with
present and next states).
Advanced Digital System Design
Build a 1-bit subtractor and scale it up to become an 8-bit
subrtactor. Include truth tables and gate level diagrams for the
1-bit version.
Design a 4-bit up/down counter which displays its output on the
the 7-led segment using the decoder used in Lab 2.
In this lab, you will design a 4-bit up/down counter which
displays its output on the 7-segment LED using the decoder that you
designed in Lab 2.
The 4-bit up/down counter module has 4 inputs, Clk_1Hz, Reset,
Pause, and Up; and a 4-bit output Count. If Reset is 1, the counter
should reset its count value to zero (0000)....
Using Multisim, design a 2-bit, synchronous binary counter and
verify that it counts in the right sequence, Can count up or down
and use any FF you desire; 4 screen shots in total: 1 for each
input combination
Verilog counter problem:
Using the attached 4-bit up-counter module and testbench as a
template, write a Verilog module that implements a certain 4-bit
counter. The module should include two more input variables:
“updown” and “count2”.
If “updown” is 1, the circuit should count up (by 1s); if it is
0 it should count down (by 1s).
If “count2” has a value of 1, the circuit should instead count
up by 2s; otherwise it will have no effect (the circuit counts...