a) Design a16-bit MIPS Processor in a simplest form in Verilog
code with testbench. Please mention the comments where
applicable.
b) mention the steps how your design works.
A RISC processor that uses the five-stage instruction fetch and
execution design is driven by a 1-GHz clock. Instruction statistics
in a large program are as follows:
Branch
20%
Load
30%
Store
10%
Computational
instructions
40%
Please answer the following questions.
1-Assume 80% of the memory access operations are in the cache,
and 20% are in the main memory. A cache miss has a 3-cycle penalty.
What is the instruction throughput for
non-pipelined execution?
2- Assume there are...