Create a state meachine that encrypts an incoming digital bitstream using a D-flip-flop and a Mealy...

Create a state meachine that encrypts an incoming digital bitstream using a D-flip-flop and a Mealy Meachine. The device have to meet these requirments:

A. The output of the encryption device matches the input bitstream until a certain set of bits is detected (such as 110). After this detection, the output is the complemented version of the input.

B. When a second bitstream 010 is detected, the output reverts to simply matching the input stream again. Please make both bitstreams that cause the switching action to be at least 3 bits in length.

Please include the following for the above questions:

1. A state graph for the machine.

2. The state tables, truth tables, and K-maps that you used to design the machine.

3. Give the example bitstream output demonstrating the machine in operation. Example bitstream: 0111010001110101

Expert Solution

PRESENT STATE			INPUT	NEXT STATE			OUTPUT
Q2	Q1	Q0	X	Q2+	Q1+	Q0+	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	0	0
0	1	1	0	1	0	0	1
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
1	0	1	0	0	0	0	1
1	0	1	1	0	1	1	0
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

D Flip Flop output is delayed version of its input. Hence D Flop inputs can be same as Q2+, Q1+ and Q0+ outputs.

Karnaugh Mapping used to derive expressions for D2, D1 and D0 inputs of D Flip Flops.

Design is simulated in logisim. Output observed for the input pattern "0111010001110101" is "0000101110001000" as per design spec

Manojponduru answered 3 years ago

Design a synchronously settable flip-flop using a regular D flip-flop and additional gates.

In Verilog Design a state machine, using the D flip-flop, that implements a 00 and 11...

In Verilog Design a state machine, using the D flip-flop, that implements a 00 and 11 sequence detector. Your machine should output a 1 as soon as it detects two 0s or two 1s on its input, otherwise it outputs 0s. Write a module that implements the machine and a test bench to test it.

Create a VHDL code of a 4 bit Counter using D flip flop and a Frequency...

Create a VHDL code of a 4 bit Counter using D flip flop and a Frequency Divider that provides the clock signal input for counter

9. Why is the D flip flop the more common flip flop? 10. What is the...

9. Why is the D flip flop the more common flip flop? 10. What is the purpose of a clock in a digital system?

You are to implement the following in VHDL: D flip-flop D flip-flop with enable and reset J-K...

You are to implement the following in VHDL: D flip-flop D flip-flop with enable and reset J-K flip flop with asynchronous set T Flip flop with asynchronous clear

A T flip-flop is a 1-bit synchronous storage component alternative to the D flip-flop, with a...

A T flip-flop is a 1-bit synchronous storage component alternative to the D flip-flop, with a slightly different interface. The T flip-flop has one input t to synchronously control the state of the flip-flop, as follows: When t is 0, the flip-flop does not change its state value. When t is 1, the flip-flop inverts its current state value (0 becomes 1, and 1 becomes 0). Write a Verilog module for the T flip-flop using a behavioral model. The flip-flop...

Verify the operation of a D flip-flop by providing appropriate inputs to the D, Preset, and...

Verify the operation of a D flip-flop by providing appropriate inputs to the D, Preset, and Clear pins. Use CLOCK input to the flip-flop to function properly ( can be found under wiring in Logisim) //If you present a diagram designed in the "Logisim app" it would be very much appreciated. Thank you

Question

Create a state meachine that encrypts an incoming digital bitstream using a D-flip-flop and a Mealy...

Solutions

Expert Solution

Related Solutions