Question

In: Electrical Engineering

Use the 74LS138 , to design an address decoder that will place 8K by 16bit RAM at a starting address of C000h and 8K RAM at a starting address of 6000h.

Use the 74LS138 , to design an address decoder that will place 8K by 16bit RAM at a starting address of C000h and 8K RAM at a starting address of 6000h.

Solutions

Expert Solution

A total of 13 bits is required to address any memory location in a 8K memory as 213 = 8192 or 8K locations.

Hence starting address of a 8K memory will be 13 times 0 i.e. 0000000000000 and

End Address of a 8K memory will be 13 times 1 i.e. 1111111111111

The Address bus width given in the question is in hex form and its size is 4 digits which is equivalent to 16 bits.

For 8K memory, 13 (A0 - A12) bits are used and hence MSB 3 bits (A13-A15) remaining is used for absolute addressing.

Memory

A15

A14

A13

A12

A11

A10

A9

A8

A7

A6

A5

A4

A3

A2

A1

A0

Address

RAM1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

Starting Address

C000h

1

1

0

1

1

1

1

1

1

1

1

1

1

1

1

1

End Address

DFFFh

RAM2

0

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

Starting Address

6000h

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

End Address

7FFFh

74LS138 is a 3:8 decoder. Hence A13, A14 and A15 is input to the decoder as shown below:

For RAM1 , A15A14A13 = 110 Hence Y6 of decoder is connected to chip Select line.

For RAM2,  A15A14A13 = 011 Hence Y3 of decoder is connected to chip Select line.


Related Solutions

Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to...
Use JK-Flip-Flop to design a sequential circuit as an input for the previous designed decoder to write UAE. In this design, the sequential circuit will be used instead of the two bits switches and the output will be shown in three 7-segment displays one for each letter. Letters must glow one by one in a correct sequence where the speed depends on the clock frequency. Use only one circuit as an input for the three 7-segment displays where one of...
Design a RAM circuit such that using two 64x16b RAM chips constructs a 128x16b effective size...
Design a RAM circuit such that using two 64x16b RAM chips constructs a 128x16b effective size memory circuit. Use the MSB of the address lines as the enable line. (Note: you will need to determine the number of address lines needed.)
who to design ram air turbine blade by BEM-based approach
who to design ram air turbine blade by BEM-based approach
Assume a 64Kx8 Memory is designed using 16Kx1 RAM chips. How many address lines must be...
Assume a 64Kx8 Memory is designed using 16Kx1 RAM chips. How many address lines must be decoded externally to each 16K RAM chip?
Design in VHDL a gray code decoder to excess 3 code Screenshot the simulation and code.
Design in VHDL a gray code decoder to excess 3 code Screenshot the simulation and code.
Simulation Project Design a Seven Segment Decoder to decode and display CS and the last 2...
Simulation Project Design a Seven Segment Decoder to decode and display CS and the last 2 numbers of your #900 number (Student ID). Assume the corresponding inputs for the letters and numbers. Example: If your #900 number is 900123456 take last 2 numbers that is 56 and display 'CS56' Inputs Assumptions 00- for C 01-for S 10— Last number (6 in the given example) 11— Last but one number (5 in the given example) Write the Truth Table for the...
Design a Decoder Circuit that can convert a 4-bit Binary Number to a Hexadecimal Output.
Design a Decoder Circuit that can convert a 4-bit Binary Number to a Hexadecimal Output.
For a direct mapped cache design with 32 bit address, the following bits of the address...
For a direct mapped cache design with 32 bit address, the following bits of the address are used to access the cache Tag Index Offset 31 - 8 7 - 4 3 - 0 What is the cache block size (in words)? How many entries does the cache have? What is the ratio between total bits required for such a cache implementation over the data storage bits? Starting from power on, the following byte-addressed cache references are recorded. Address 0...
Make a schema for a memory size of 65536 words per 8 bits. Use 8k  by 8-bit...
Make a schema for a memory size of 65536 words per 8 bits. Use 8k  by 8-bit 2764 memory a) with a single decoder 388 and inverters. b) Use a decoder 2 4 and inverters? Help?   How to implement?
Use the basic RAM provided in the Logisim(Program) components library and use registers to apply data...
Use the basic RAM provided in the Logisim(Program) components library and use registers to apply data and address to do the following.Provide the circuit file as well as screenshots of the following two steps: (All numbers are in hexadecimal) Write data 93h to location 38h, 12h to location 43h and 28h to location 45h Read location 43h and store the data to the data output register
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT