Assume that you have a clock signal with frequency of 50 Hz, and you want to...

Assume that you have a clock signal with frequency of 50 Hz, and you want to divide this signal into a frequency of 1 Hz signal. The counter chips you must use are synchronous decade (MOD 10) counter chips 74160 and synchronous MOD 16 counter chips 74161. Please use the back side of this paper to draw your circuit diagram with all the details.

You can use counter frequency division method to step down a higher frequency signal to a lower frequency signal. To divide a 50 Hz signal into a 1 Hz signal, you need to construct a counter with a total MOD 50 so that 50/50 = 1. To construct such a counter, you can use counter cascading method by cascading a MOD 10 counter such as 74160 with a MOD 5 counter so that the total MOD of the cascaded counter is 10x5 = 50. Since MOD 10 counter 74160 is a synchronous counter, you should truncate a synchronous counter such as a MOD 16 synchronous counter 74161 into a synchronous MOD 5 counter. You can use any additional logic gates in your counter truncation design.

Solutions

Expert Solution

Manojponduru answered 1 year ago

Next > < Previous

Related Solutions

A clock pendulum oscillates at a frequency of 2.5 Hz . At t=0, it is released...

A clock pendulum oscillates at a frequency of 2.5 Hz . At t=0, it is released from rest starting at an angle of 11 ∘ to the vertical. Part A Ignoring friction, what will be the position (angle in radians) of the pendulum at t = 0.35 s ? Express your answer using two significant figures. θ = rad Part B Ignoring friction, what will be the position (angle in radians) of the pendulum at t = 1.60 s ?...

1. Design a clock generator using a 555 timer with a frequency of 1 Hz (any...

1. Design a clock generator using a 555 timer with a frequency of 1 Hz (any duty cycle is OK). Use resistor values between 1k and 1M and use capacitor values available in lab (see table in “Pinouts.doc available on course Canvas site). Show your calculations for RA, RB, and C. Clearly show all formulas and calculations and state when you are arbitrarily picking a value. (DONE) 2. Select the nearest standard 5% resistor values to the values for RA...

An analog signal, bandlimited to 20 Hz is corrupted by high-frequency noise. The spectrum of the...

An analog signal, bandlimited to 20 Hz is corrupted by high-frequency noise. The spectrum of the noise is from 25 Hz to 35 Hz. The noisy analog signal is sampled at 60 Hz. A digital lowpass filter is to be designed so as to remove the noise from the signal. Find the desired frequency response.

1. Generate a sine wave with frequency 100 Hz. a. Sample the signal with a sampling...

1. Generate a sine wave with frequency 100 Hz. a. Sample the signal with a sampling frequency (i) 1000 Hz and (ii) 1050 Hz. b. For each frequency in Question 1(a), perform DFT for ONE (1) cycle and ONE and a HALF (1.5) cycles of the waveform. Comment on your observation.

there is a sinusoidal message signal (f = 100 Hz). Make amplitude modulation with carrier frequency...

there is a sinusoidal message signal (f = 100 Hz). Make amplitude modulation with carrier frequency of 10KHz. Use three different modulation depths / indices (0.2 /0.60/0.8). Then demodulate this mixed signal (for these three cases) by try to get message signals. (need matlab codes and graphs)

Frequency Divider: Use a count-for-50M counter and some glue logics to construct a 1 Hz clock...

Frequency Divider: Use a count-for-50M counter and some glue logics to construct a 1 Hz clock frequency. Construct a frequency divider of this kind. 2.1 Write the specification of the frequency divider. 2.2 Draw the block diagram of the frequency divider.

Assume that the E-clock frequency of the HCS12 is 24 MHz, and the contents of TSCRI,...

Assume that the E-clock frequency of the HCS12 is 24 MHz, and the contents of TSCRI, TSCR2 and TFLG2 registers are $ CO, S86 and $ 80, What is the status of the TCNT • What is the frequency of the TCNT? What is the overflow internapt status? Explain

A carrier signal with unit amplitude and frequency fc1 = 50 kHz is modulated with a...

A carrier signal with unit amplitude and frequency fc1 = 50 kHz is modulated with a message signal ?1(?)=2cos(2??1?), where f1 = 15 kHz, to produce a DSB-SC signal. This DSB signal must be up-converted to a center frequency fc = 100 kHz. a. Determine the image frequency of the DSB signal. [2] b. An Upper-SSB signal with unit amplitude carrier at the image frequency calculated above also exists in the spectrum. The SSB signal is tone modulated with ?2(?)=4cos(2??2?),...

Design an active low pass filter with a corner frequency of 50 Hz and amplification of 10

Design an active low pass filter with a corner frequency of 50 Hz and amplification of 10. Pick the values of the resistor and capacitor based on your own judgement to keep the cost reasonably low (simpler circuit design with less components is better).

A signal with a maximum frequency of 3 kHz is sampled at 50 kHz. What would...

A signal with a maximum frequency of 3 kHz is sampled at 50 kHz. What would the required transition width be in Hertz to... (a) decimate the signal by a factor of 8? (b) decimate the signal by a factor of 5? (c) interpolate the signal by a factor of 4?

Subjects