Question

In: Electrical Engineering

You are to design two CONCEPUTALLY different synchronous state machines (Mealy and Moore) that perform the...

You are to design two CONCEPUTALLY different synchronous state machines (Mealy and Moore) that perform the task described below. You are allowed to use any type of flip-flop. However, I recommend that you use either JK or D flip-flops. There is a game called screwball. Every time a ball is put into play either player 1 (P1) scores a point or player 2 (P2) scores a point. A winner is declared when one player is ahead by 2 points. Starting with a score of 0:0 for P1 vs. P2, a game might progress as follows: 0:1 1:1 2:1 3:1 (P1 Wins!) Design a finite state machine that uses information about which player scores a point at each stage of a game to determine when a player wins and which player wins. Your design should include one reset input to initialize your win announcer (this may be a synchronous or an asynchronous input, as you desire). The outputs from your designs should indicate BOTH when a win has occurred and which player is the winner. Hint: You design should have one input (Ball) and two outputs (Player 1 (P1) and Player 2 (P2))

Please Use Mealy State. Thank You!

Solutions

Expert Solution

Manojponduru answered 8 months ago
Next > < Previous

Related Solutions

what is the main different between synchronous machines and asynchronous.Explain it
what is the main different between synchronous machines and asynchronous.Explain it
Design a clocked synchronous state machine with two inputs, A and B, and a single output...
Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “different” value at each of the two previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. Design state assignment using decomposed method. D Use flip-flops to a minimum, and design the next-state logic with a minimal 2-level NAND-NAND circuit....
Design a clocked synchronous state machine with two inputs, A and B, and a single output...
Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “different” value at each of the two previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. Design a State assignment using decomposed process. Use D flip-flops , Design next-state logic using minimal 2-level NAND-NAND. When designing Next-state logic, don't...
Design a clocked synchronous state machine with two inputs, A and B, and a single output...
Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “different” value at each of the two previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. Design state assignment using decomposed method. D Use flip-flops to a minimum, and design the next-state logic with a minimal 2-level NAND-NAND circuit....
Design a Mealy state diagram for a sequence detector that has a single input and a...
Design a Mealy state diagram for a sequence detector that has a single input and a single output. The output is to be “1” unless the input has been “0” for four consecutive clock pulses or “1” for three consecutive pulses. Implement your design using D flip-flops and any logic gates. Assume non-overlapping input sequences are to be detected.
design the '10' sequence detector by mealy and moore model using T f/f, D f/f, JK...
design the '10' sequence detector by mealy and moore model using T f/f, D f/f, JK f/f
Write the Verilog code and test bench for the following circuits: - Mealy State machine design...
Write the Verilog code and test bench for the following circuits: - Mealy State machine design for a Serial Adder Circuit - Moore State Machine design for a Serial Adder Circuit
Can you explain the difference between overlapping and nonoverlapping in a moore sequence recognizer and mealy sequence recognizer?
  Can you explain the difference between overlapping and nonoverlapping in a moore sequence recognizer and mealy sequence recognizer?  
Design B: Using behavioral VHDL, design a Mealy-type finite state machine that detects input test vector...
Design B: Using behavioral VHDL, design a Mealy-type finite state machine that detects input test vector that contains the sequence of ‘10’. If the sequence ‘10’ is detected, the output Z should go high. The input is to be named W, the output is to be named Z, a Clock input is to be used and an active low reset signal (Resetn) should asynchronously reset the machine. a) Draw the Mealy-type state diagram for the FSM. b) Write the VHDL...
1. Design a sequence detector, a Mealy finite state machine to detect the serial bit sequence...
1. Design a sequence detector, a Mealy finite state machine to detect the serial bit sequence 1101, where the most significant bit (MSB) comes first and the least significant bit comes last. A) Draw the state diagram B) Draw the state table C) The circuit is to be implemented using JK flip-flops and combinational logic circuit. Derive the Boolean expression necessary for this implementation. D) Sketch the circuit diagram for your design. This should show all the flipflops, logic gates...
ADVERTISEMENT
Subjects
ADVERTISEMENT
Latest Questions
ADVERTISEMENT