Question

In: Computer Science

use LogiSim to implement Half Adder (HA) and Full Adder (FA) using Logic Gates. You will...

use LogiSim to implement Half Adder (HA) and Full Adder (FA) using Logic Gates. You will also implement a 4-bit adder/subtractor circuit using FA blocks provided by LogiSim. Save all circuits in one file

o Implement a FA as described in class using two XOR , two AND, and one OR gate.

o Implements a 4-bit adder capable of adding two 4-bit values (A₃A₂A₁A₀ and B₃B₂B₁B₀) using single FA blocks provided by LogiSim

Simulate the circuit for ten random combinations of ‘A’ and ‘B’. Record the input values and computed sums

provide answer in logisim or paper drawing

Solutions

Expert Solution

Open logisim software and take 1 and and 1 xor gate to design the half adder. For input and output here i take pin.To change the values of input in pin use poak tool and select the output pin as a output and input side pin as input in the software.

Half adder circuit:

Similarlly for full adder circuit.

Take 2 input gates.2 exor gates,2 and gates and 1 or gate is required to design this.Connect the circuit as below.

Full adder circuit:

Now just select the full adder module in your logisim and place it in the workspace .Then it will a place a block with 3 inputs and 2 output.Copy this block four times for 4 bit adder.

Now connect the inputs pin to inputs A,B,cin and pin as output to S,Cout.

The partial cin are given as input to next adders.

Please see the below circuit for better understanding.

FULL ADDER CIRCUIT with Simulaiton results:

When cin=0 the output pics

When the input cin is 1 then the output for input combinations is:

You can take any input combinations to check the output.

Please upvote this..

venereology answered 4 months ago

Next > < Previous

Related Solutions

Design a full adder using discrete logic devices in LogicWorks. Make the full adder into a...

Design a full adder using discrete logic devices in LogicWorks. Make the full adder into a component (or subcircuit) and save in a personal library for future use.Cascade sixteen full adders to create a 16-bit ripple-carry adder. Make the sixteen-bit ripple carry adder into a component and store in your library.Connect hexkeypads from the LogicWorks IOconnect library to the inputs of the adder to test the circuit. Connect hexdisplays from the same library to provide the results for testing.Determine how...

. Create a half adder circuit using ladder logic. Use an input module to collect the...

. Create a half adder circuit using ladder logic. Use an input module to collect the values from two switches A0 and B0 and an output module to deliver the output Sum and Carry signals to bulbs. Use a ladder diagram to create the logic. You should be able to alter the switches and check the operation of your logic by checking which bulbs come on. You can’t use the logic convertor for ladder logic diagrams. Show your circuit, and...

1. Q(A,B,C,D) = ABC'+ A'BC+C'D'+AB'+B'C a) Implement the previous function using logic gates. b) implement the...

1. Q(A,B,C,D) = ABC'+ A'BC+C'D'+AB'+B'C a) Implement the previous function using logic gates. b) implement the same function using a 16 input multiplexer (74150) only. (Hint: draw the truth table for Q) 2. Implement the following logic function using 3-to-8 decoder (74138) and any necessary gates. (Hint: Express Q in minterms. Q=AB'C+A'C'+BC'

Using Multisim Verify the logic of the XOR and XNOR gates and compare to OR and...

Using Multisim Verify the logic of the XOR and XNOR gates and compare to OR and NOR gates. A) Orient the Word Generator and Logic Analyzer in the workspace and enter the appropriate settings. (BELOW) B) To create the four gates you will need four 10K resistors and: 1) OR gate: a (7432) 2) NOR gate: an OR (7432) with an INV (7404) 3) XOR gate: a (7486) 4) XNOR gate: a XOR (7486) with an INV (7404). C) Use...

design full adder using 4:1 mux

Let A be a three-bit unsigned number. Use a seven-bit adder (and NOT gates, as necessary)...

Let A be a three-bit unsigned number. Use a seven-bit adder (and NOT gates, as necessary) to design a circuit that calculates the following operations. Note that the output may be assumed as unsigned, unless it is possible for the operation to produce a negative answer, in which case, the output must be correct in 2’s complement: W = 3A + 1 X = 2A – 17 Y = 40A + 6 Z = 32 – 4A

Design and Test an 8-bit Adder using 4-bit adder. Use 4-bit adder coded in class using...

Design and Test an 8-bit Adder using 4-bit adder. Use 4-bit adder coded in class using full adder that is coded using data flow model. Use test bench to test 8-bit adder and consider at least five different test vectors to test it.

Use Python: Develop neurons and print truth table of the following 2-input logic gates: AND, OR,...

Use Python: Develop neurons and print truth table of the following 2-input logic gates: AND, OR, NAND, NOR, XOR, XNOR and 1-input NOT gate (Notice: use Markdown to explain how you developed a neuron, and to insert images showing the truth table of logic gates before coding)

Create a 4-bit full adder design using VHDL in vivado 2017.2. Project description: You need to...

Create a 4-bit full adder design using VHDL in vivado 2017.2. Project description: You need to create a vhd file for the four-bit full adder. Note: Instead of using bit, please use std_logic; instead of using bit_vector, please use std_logic_vector. One simulation source is required, i.e. testbench Please don't write out on paper. Code written out in text or screen shots would be very much apprecitated.

Implement the following function using a binary decoder and as few NAND gates as possible. F=...

Implement the following function using a binary decoder and as few NAND gates as possible. F= A’B’C’D’ + A’B’C D’ + A’BCD’ + AB’CD’ + ABC’D’ + ABCD’ a) Draw the truth table for the function. (8 Pts) b) Implement the function using only one 74x138 decoder and as few NAND gates as possible. Clearly name all the signals in accordance with the documentation standards. (12 Pts) b) Implement the function using only one 74x138 decoder and as few NAND...

Subjects