Question

In: Electrical Engineering

An embedded system incorporates an MSP430F2274 clocked by a 4.096MHz at 3.3V, driving two seven-segment displays...

An embedded system incorporates an MSP430F2274 clocked by a 4.096MHz
at 3.3V, driving two seven-segment displays and two discrete LEDs. The sevensegment
display draws 7.5mA per segment at 1.8V and the discrete LEDs
operate with 10mA each at 1.6V. Three push-buttons are needed for completing
the user interface. Design a suitable interface to connect all LEDs,
seven-segments, and push-buttons. Estimate the circuit power requirements
and recommend a non-regulated power supply and a suitable regulator.

Solutions

Expert Solution

Major components required for design

1. Msp430 evaluation kit(MSP-EXP43042)

2. Octal buffer- 74ls244

3. 7 segment design- lt543

4. Discrete leds- Ati-3rdgn-l

5. Push button- ds1041-01-1-1-Kka-160-10

6.miscellaneous components like wires

Circuit uses a parallel interface using 2 sepearate octal buffers for each 7 segment displays

Sample design file is uploaded as image(for evaluation kit info, please search TI site.It contains full schematics and design file)

Note : push buttons are available in evaluation ki itself

If more user control is needed, u can use it in between buffer and display

Power calculation

Current to 1 display = 7.5*7 = 52.5ma

Total current to 2 displays = 52.5* 2= 105ma

Total current to 2 discrete leds = 10*2= 20 ma

So total current consumption= 20+105= 125ma

Total power= 3.3* 125ma = 0.412w

Total current consuption will be higher than calculated as there will be losses and consumption in buffer etc.

For power supply you can use a standard LDO 3.3 V, 500ma- ua78m33cdcyr


Related Solutions

Enter two valid BCD numbers. Show the result in seven segment display and LED How to...
Enter two valid BCD numbers. Show the result in seven segment display and LED How to do this using the components dip switch, Two BCD adders 74ls83, And gates, OR gates, 74 ls47 decoder, 7 segment display and LED
Design an embedded system using MSP430 to control a traffic light system. It is included a...
Design an embedded system using MSP430 to control a traffic light system. It is included a complete design description of a traffic light system to help you in your design. Show the hardware schematics and the software needed to complete your design.
The Electron Transport System consists of a series of enzyme complexes that are embedded in the...
The Electron Transport System consists of a series of enzyme complexes that are embedded in the inner mitochondrial membrane. Which one of the following statements is NOT TRUE of mitochondria or the electron transport chain? a. Tissues that run aerobic metabolism are enriched in mitochondria. b. Glycolysis, the first stage of carbohydrate breakdown, occurs in the inner mitochondrial membrane. c. Coenzyme Q10 is a critical electron carrier imbedded in the inner mitochondrial membrane. d. The Electron Transport System is the...
In a seven-segment LED display, a square pattern can be created by enabling the a, b,...
In a seven-segment LED display, a square pattern can be created by enabling the a, b, f, and g segments or the c, d, e, and g segments. We want to design a circuit that circulates the square patterns in the four-digit seven-segment LED display. The circuit should have an input, en, which enables the circulation, and an input, cw, which specifies the direction (i.e., clockwise or counterclockwise) of the circulation. Write in verilog please.
Seven Segment display is applicable for alphanumeric display both . Suppose you are appointed as an...
Seven Segment display is applicable for alphanumeric display both . Suppose you are appointed as an engineer in company, which deals in same area (Seven Segment display unit) As per customer demand, you need to design a basic logic gate circuit diagram (Combinational circuit), which having output 1 (HIGH) when a 4-bit BCD code translated to a number that uses the upper ngt segment of a single seven segment display unit
) Design a simple embedded system with PIC16F84A microcontroller (using 20MHz resonator). The system can drive...
) Design a simple embedded system with PIC16F84A microcontroller (using 20MHz resonator). The system can drive a LED light on for 52.6ms on and 26ms off repeatedly. A watchdog timer should be enabled and have a time out period of 72 ms. Sketch the circuit and write the complete assembly program.
In PIC32-Embedded system. Give the value to be loaded in T1CON if the timer is used...
In PIC32-Embedded system. Give the value to be loaded in T1CON if the timer is used as counter with prescaler 1:64, synchronous, external clock source.
Design a clocked synchronous state machine with two inputs, A and B, and a single output...
Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “different” value at each of the two previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. Design state assignment using decomposed method. D Use flip-flops to a minimum, and design the next-state logic with a minimal 2-level NAND-NAND circuit....
Consider a clocked synchronous state machine with two inputs, A and B, and a single output...
Consider a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “same” value at each of the “three“ previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. * Find the state/output table with the minimum state for this machine and draw the state diagram.
Design a clocked synchronous state machine with two inputs, A and B, and a single output...
Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if (1) A had the “different” value at each of the two previous clock ticks, or (2) B has been 1 since the last time that the first condition was true. Otherwise, the output should be 0. Design a State assignment using decomposed process. Use D flip-flops , Design next-state logic using minimal 2-level NAND-NAND. When designing Next-state logic, don't...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT