In: Electrical Engineering
I have to be able to teach and explain by presentation on "designing an asynchronous counter in VHDL" thank you! please layman terms.
Similarly down counter can be designed by connecting Q' of one flip flop to the next flip flop.