Question

In: Computer Science

Course: Computer Architecture Theme: Internal Memory Draw the diagram of a typical 16 Mb DRAM (4M...

Course: Computer Architecture
Theme: Internal Memory

Draw the diagram of a typical 16 Mb DRAM (4M X 4) and explain its action. Draw the diagram of an SRAM cell and explain its action.

Solutions

Expert Solution

16 Mb DRAM (4M X 4)

DRAM means dynamic random access memory. The DRAM has more advantages than static RAM like simpler to build, less expensive, larger memory units, etc. DRAM is a special type of memory where it stores each bit in a cell containing capacitors and transistors.

In 16 MB DRAM at a time we can able to read/write 4bits. The memory is organized by 4 squares of array with2048 X 2048 elements. The system can able to select each location by specifying the row address and column address.

Working

As u can see above, this shows the architecture of 16 Mb DRAM. When the system needs to read data then the system supplies the address this is carried to the DRAM using address lines. 11 lines are needed to select one block in 2048 rows. Once the address is received by the DRAM it will feed into the row decoder to decode the address. The same procedure is carried out in a column decoder. After decoding the output is fed into the memory array and the memory array will return the data..

SRAM cell

SRAM is a static random access memory that uses circuits that contain latches to hold the bits.

Working

The above figure shows the architecture of the SRAM cells. Each SRAM contains 2 states- state 0 and state 1.

in state 0

c1is low(0) and c2 is high(1)

T2,T3 OFF and T1,T4 is on

in state 1

c1is high(0) and c2 is low(1)

T2,T3 On and T1,T4 is off

To write into SRAM:- apply values to bit line B and B'

To read from SRAM:-apply value to bit line B


Related Solutions

Course: Computer Architecture Theme: Internal Memory What is parity bitHow do the following work: flash memory,...
Course: Computer Architecture Theme: Internal Memory What is parity bitHow do the following work: flash memory, STT-RAM, PCRAM, ReRAM?? What is Hamming code? Give examples.
Course: Computer Architecture Theme: Internal Memory What are the differences among EPROM, EEPROM? What is a...
Course: Computer Architecture Theme: Internal Memory What are the differences among EPROM, EEPROM? What is a DDR SDRAM? How does an SDRAM differ from a DRAM? What is burst mode? What do you understand by interleaved memory?
Computer Architecture Theme: External Memory Very briefly discuss flash memory?
Computer Architecture Theme: External Memory Very briefly discuss flash memory?
Computer Architecture Theme: External Memory Discuss the effectiveness of data striping in RAID 0 for the...
Computer Architecture Theme: External Memory Discuss the effectiveness of data striping in RAID 0 for the following two cases: A single process requests large data sets Multiple processes request several small sized data
Course: Computer Architecture (Theme: Input-Output) A computer consists of a processor and an I/O device D...
Course: Computer Architecture (Theme: Input-Output) A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a max of 2 MIPS. An average instruction requires 5 machine cycles, 3 of which use the memory bus. A memory read/write operation uses 1 m/c cycle. Suppose that the processor is continuously executing “background” programs that require 96% of the instruction rate...
Computer Architecture Theme: External Memory (DISK/CD) Define rotational delay, access time and transfer time. Does the...
Computer Architecture Theme: External Memory (DISK/CD) Define rotational delay, access time and transfer time. Does the hard drive/CDROM run on CLV or CAV? Why is the capacity of DVD more than a CD?
Computer Architecture Theme: External Memory Very briefly define the seven RAID levels, providing information about stripe...
Computer Architecture Theme: External Memory Very briefly define the seven RAID levels, providing information about stripe size, synchronization, data transfer rate and their applications. (total less than a page)
It composed 16K × 16 memory by using two DRAM chips that have 8K capacity. If...
It composed 16K × 16 memory by using two DRAM chips that have 8K capacity. If the row × column matrix is square for the address, how many address lines and how many data lines should each chip have?
(Computer memory) (Computer-integrated Manufacturing) A retail store uses a CD ROM with 700 MB capacity to...
(Computer memory) (Computer-integrated Manufacturing) A retail store uses a CD ROM with 700 MB capacity to store its products name, specification and manufacturer information. On the average, including the spaces between words, the products names are 15 letters long. The product specification and manufacturer information require 60 and 30 letters each. An additional 200 letters is required for retailer tracking information. How many CDs are necessary for 1,000,000 products?
Draw the main memory diagram as captured at the end of the C program
FOR C PROGRAMMING LANGUAGE Draw the main memory diagram as captured at the end of the C program (i.e. return 0; statement). Your diagram must clearly shows where str, p1, p2, and p3 are pointing to, when the program terminates. int main(void) { char str[] = "cs111 NYU"; char* p1 = str; p1 ++; char** p2 = &p1; char* p3 = &str[4]; printf("1. str = %s\n", p1); if(p3 - p1 == 4) { printf("2. p1 == p3\n"); } printf("3. char1...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT