Question

In: Computer Science

What type of the combinational circuit is described by the following VHDL process? process (A,B)   ...

What type of the combinational circuit is described by the following VHDL process?
process (A,B)
   begin
   if (A = '0' and B = '1') OR (A='1' AND B='0') then
   Y <= '1';
   else
   Y <= '0';
   end if;
   end process;

1. XOR gate

2. XNOR gate

3. 2-to-1 MUX

4. half adder

Solutions

Expert Solution

VHDL Code

process (A,B)
   begin
   if (A = '0' and B = '1') OR (A='1' AND B='0') then
   Y <= '1';
   else
   Y <= '0';
   end if;
   end process;

From above code we conclude this truth table:

A B Y
0 0 0
0 1 1
1 0 1
1 1 1

1. XOR gate

here is the truth table :

In above VHDL code , when the input A=1 , B=0 the output Y is high i.e 1 and also when the input A=0 , B=1 the output Y is high(1) , similarly in the xor gate truth table same thing happen

2. Xnor Gate

Here the truth table:

The above table doesnot match with VHDL code truth table

3. 2-to-1 MUX

Multiplexer does not behave as as given in VHDL Code , it is used to select input

4. Half adder

Half adder contains two output one is carry and one is sum but in VHDL code only one output is there.

so here is answer of your question:

The above VHDL code descibes XOR Gate circuit .


Related Solutions

In VHDL with Xilinx Vivado, design a PWM circuit as described in the Background and Theory...
In VHDL with Xilinx Vivado, design a PWM circuit as described in the Background and Theory section. The central part will be 0 to 9 counter, with an integrated comparator. VHDL supports < and > as comparisons. You will just need to integrate a PWM output into the counter. For simulation, use a 10 kHz clock to the counter, which will result in a 1 kHz PWM signal. Simulate a 0%, 30%, 70% and 100% duty cycle.
20. A __________________ is a combinational circuit that is useful in selecting a       memory location...
20. A __________________ is a combinational circuit that is useful in selecting a       memory location according to a binary value that is placed on the address lines of a       memory bus.       A). multiplexer       B). gate       C). transistor       D). decoder 21. A _______________ is a combinational circuit that selects a single output from       multiple inputs.       A). decoder       B). multiplexer       C). AND gate       D). OR gate 22. ___________________ creates logic diagrams...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary integer (A), 2-bit binary integer (B). • Output: 5-bit binary integer (X) = (AxB). For example, A=6, B=2, X=6x2=12. Notation: • A=(A2,A1,A0) • B=(B1,B0) • X=(X4,X3,X2,X1,X0) Required Output: Show the truth table and a minimal logic expression for each of the outputs. Also, draw a logic diagram using discrete gates. Extra Credit: Redesign by using multiplexers and minimal discrete logic as appropriate. 1 |...
Design a combinational logic circuit that takes a single digit decimal number as its input and...
Design a combinational logic circuit that takes a single digit decimal number as its input and also detects if the input is an odd number. Design a combinational circuit that accepts a 3-bit number and generates an output binary number equal to the square of the input number.
Design a combinational logic circuit that performs the function of Full Subtractor. Draw a neat diagram...
Design a combinational logic circuit that performs the function of Full Subtractor. Draw a neat diagram of the final circuit and verify the design for at least two input samples.
Design a combinational circuit that implements a Binary-to-Grey Code converter. Your input should be a four-bit...
Design a combinational circuit that implements a Binary-to-Grey Code converter. Your input should be a four-bit binary number, and your output should be the equivalent four-bit Grey Code value. First, design the circuit using NAND gates only. Next, design the circuit using a minimal number of 2-input XOR gates.
a) Design and implement a combinational circuit that converts excess-3 to BCD code using 2-input NAND...
a) Design and implement a combinational circuit that converts excess-3 to BCD code using 2-input NAND gates. (Design: means show all the steps) b) Draw the logic diagram of 2x4 decoder using NOR gates only. Include an enable input. (describe in details) c) Construct a 5-to-32-line decoder with four 3-to-8 decoders with enable and a 2-to-4-line decoder. Use block diagrams for the components. (Describe in details while you are constructing the required circuit) d) Design a 2-bit multiplier using a...
1. Design a combinational logic circuit that converts 4 bits binary to gray code 2. Design...
1. Design a combinational logic circuit that converts 4 bits binary to gray code 2. Design a combinational logic circuit that converts gray code to 4 bits binary 3. Design a combinational logic circuit that converts 4bits 2421 to excess 3 code
Describe what the PROCESS statement does in VHDL. How does that lead to us using the...
Describe what the PROCESS statement does in VHDL. How does that lead to us using the many flip-flops that are in the FPGA?
Design B: Using behavioral VHDL, design a Mealy-type finite state machine that detects input test vector...
Design B: Using behavioral VHDL, design a Mealy-type finite state machine that detects input test vector that contains the sequence of ‘10’. If the sequence ‘10’ is detected, the output Z should go high. The input is to be named W, the output is to be named Z, a Clock input is to be used and an active low reset signal (Resetn) should asynchronously reset the machine. a) Draw the Mealy-type state diagram for the FSM. b) Write the VHDL...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT