4. Bit sequence recognizer [30] Submission file for this part: 4.circ Main circuit name: sequencecheck Input...

4. Bit sequence recognizer [30]

Submission file for this part: 4.circ
Main circuit name: sequencecheck
Input pin(s): inputx [1], sysclock [1]
Output pin(s): outputr [1]

Derive a minimal state table for a Mealy model FSM that acts as a sequence checker. During four consecutive clock cycles, a sequence of four values of the signal x is applied, forming a binary number. The oldest value of x would become the most significant bit in that binary number. The most recent value of x would become the least significant bit.

The FSM will output outputr = 1 when it detects that the previous 4 bit sequence was either 0100 or 1010. At all other times, including when the previous sequence was not those described previously, outputr = 0. Implement the FSM as a circuit in Logisim Evolution.

Note that much like the last problem, this is not a sliding window. After the fourth clock pulse, the circuit resets itself and is ready to take in the next 4 bit sequence.

You will lose a significant portion of credit if your FSM is not minimized.

You will lose a significant portion of credit if your combinational logic is not minimized. If you violate both this and the previous constraint, you will get a 0

Expert Solution

Manojponduru answered 9 months ago

Logisim Evolution is a freeware 4. Bit sequence recognizer [30] Submission file for this part: 4.circ...

Logisim Evolution is a freeware 4. Bit sequence recognizer [30] Submission file for this part: 4.circ Main circuit name: sequencecheck Input pin(s): inputx [1], sysclock [1] Output pin(s): outputr [1] Derive a minimal state table for a Mealy model FSM that acts as a sequence checker. During four consecutive clock cycles, a sequence of four values of the signal x is applied, forming a binary number. The oldest value of x would become the most significant bit in that binary...

Design a logic circuit that takes 2-bit input A and 2-bit input B and subtracts the...

Design a logic circuit that takes 2-bit input A and 2-bit input B and subtracts the two numbers using full adders and inverters with full adders diagram, which input is subtracted dos not matter.

1.The file name Final.xlsx, sheet named Part 4 is kept blank. Use Part 4 sheet to...

1.The file name Final.xlsx, sheet named Part 4 is kept blank. Use Part 4 sheet to answer this question. Put a box around your answers. Round your answer to 4 decimal places. Information from the American Institute of Insurance indicates the mean amount of life insurance per household in the United States is $110,000 with a standard deviation of $40,000. Assume the population distribution is normal. A random sample of 100 households is taken. (a)What is the probability that sample...

Accounting Cycle Review 4-4 (Part Level Submission) At June 30, 2017, the end of its most...

Accounting Cycle Review 4-4 (Part Level Submission) At June 30, 2017, the end of its most recent fiscal year, Blue Computer Consultants’ post-closing trial balance was as follows: Debit Credit Cash $6,380 Accounts receivable 1,460 Supplies 840 Accounts payable $490 Unearned service revenue 1,370 Common stock 4,400 Retained earnings 2,420 $8,680 $8,680 The company underwent a major expansion in July. New staff was hired and more financing was obtained. Blue conducted the following transactions during July 2017, and adjusts its...

1. Design a combinational circuit that coverts a 4-bit Gray code to a 4-bit Excess-3 code....

1. Design a combinational circuit that coverts a 4-bit Gray code to a 4-bit Excess-3 code. Provide detailed solution and explanation. 2. Design a double edge-triggered D flip-flop using multiplexers only. The output of the flip-flop Q should “sample” the value of the input D on both rising (+ve) and falling (-ve) edges of the clock CLK. Provide detailed solution and explanation. 3. Design an FSM counter that counts the sequence: 00, 11, 01, 10, 00, 11, ... . Provide...

It is required to design a synchronous sequential circuit that receives two input bit streams X...

It is required to design a synchronous sequential circuit that receives two input bit streams X and Y, and detects identical 4-bit sequences in both X and Y that are non-overlapping. The output Z is also a bit stream that produces a 1 only after detecting two identical 4-bit input sequences. Use an asynchronous reset input to reset the sequential circuit to its initial state. Example: X: 001010 110010 0111 1010100 0111 Y: 011010 100010 0111 1000100 0010 Z: 000001...

Write a VHDL code for a 4-bit comparator which takes two 4-bit input values and (0.5)...

Write a VHDL code for a 4-bit comparator which takes two 4-bit input values and (0.5) determines whether the numbers are equal. 2. 2. Write a structural VHDL code to implement the circuit of Fig. 2, using the components (0.5) developed in 1.3 and 2.1. 2. 3. Write a VHDL test bench for the above and verify by simulation. (0.5) 2. 4. Implement the design in an FPGA (Note: You may need a `clock manager' to reduce (1.0) the clock...

You are to design an 4 bit counter that takes as input a clock and a...

You are to design an 4 bit counter that takes as input a clock and a reset signal and outputs a 4-bit count When the clock is asserted and the reset is high, the clock increments. When it increments at 1111,it resets to 0000 Create a schematic diagram of your design using either Xilinx ISE or a drawing tool of your choice or a neatly hand-drawn diagram Create a Verilog module within Xilinx. Verify your design is syntactically correct. Create...

Task 2.5: Write a script that will ask the user for to input a file name...

Task 2.5: Write a script that will ask the user for to input a file name and then create the file and echo to the screen that the file name inputted had been created 1. Open a new file script creafile.sh using vi editor # vi creafile.sh 2. Type the following lines #!/bin/bash echo ‘enter a file name: ‘ read FILENAME touch $FILENAME echo “$FILENAME has been created” 3. Add the execute permission 4. Run the script #./creafile.sh 5. Enter...

Part I The input to the program will be a text file containing the information for...

Part I The input to the program will be a text file containing the information for a tolerance table. An example follows using the values from the first lecture on tolerance analysis. These values will be stored in a text file. The data is comma delimited, which means that each data field is separated by a comma. If the first word is ‘PART’ the following values are the nominal size, +/- impact, tolerance, and fixed/variable. If the first word is...

Question