Question

In: Electrical Engineering

Q2. (i) Design a 2-input 1-output multiplexer, inside a hierarchical block. Explain your design. Name your...

Q2. (i) Design a 2-input 1-output multiplexer, inside a hierarchical block. Explain your design. Name your block with your student number: eg “123456 multiplexer”.

(ii) Test your circuit in block form, showing the truth table from Multisim.

Expert Solution

To create a heirarcha block for the 2 input 1 output mux we need to follow some steps. They are:-

1. Open your multisim

2. Goto Place>> New hierarchal block

3.Then new dialog box will be open and It ask where new hierarchial block should be save. Give the location

and enter the no of inputs and outputs. Here our mux has 2 inputs and 1 selection line so total 3 inputs and 1 output

4.The new heirarchial box created with given inputs and output

5. Click on the icon at the top left of the heirarchiay block

6. It will open a new window with given inputs and given outputs. So build your circuit using that inputs and outputs

7. give the input information to the heirarchial block and check for the output

8.In the above I have taken that Io=0 and I1=1; and My selection line value is 1 so it selects the I1 finally the ouput is displayed.

Manojponduru answered 1 year ago

(i) Design an 8-bit ripple adder which can add together two 8-bit numbers, inside a hierarchical...

(i) Design an 8-bit ripple adder which can add together two 8-bit numbers, inside a hierarchical block. Explain your design. Name your block with your student number: eg “123456 ripple adder”. (ii) Test your circuit in block form, showing four example additions with manual calculations to show they are correct. [

1. Identify and explain the three basic functions of system: Input, Processing, and Output? 2. In...

1. Identify and explain the three basic functions of system: Input, Processing, and Output? 2. In details, explain the two types of software?

Design a detector for the input sequence X = 01011. The output Y must be 1...

Design a detector for the input sequence X = 01011. The output Y must be 1 when the sequence is detected, 0 in any other case. Draw the status diagram and generate a status table. Using the status table, design a logic circuit that generates the output function using T-type flip-flops. Please help me! Thanks!!!!

VHDL Code: Design a 16-bit 4-to-1 multiplexer using data-flow implementation style. Data inputs and output should...

VHDL Code: Design a 16-bit 4-to-1 multiplexer using data-flow implementation style. Data inputs and output should be 16-bit vectors. In your test bench, you should include enough number of test cases to show the correctness of your design.

Consider 2-bit input functions that has either constant output (0 or 1) or balanced output (the...

Consider 2-bit input functions that has either constant output (0 or 1) or balanced output (the number of {0,1} outputs are equal to each other). First a class is selected with1/2 probability and then one of the functions that belong to the chosen class is selected uniform randomly. We would like to guess the class of the function with minimum function evaluations. • What is the average number of guesses before we identify the chosen class using classical bits? •...

1. Using Moore machine approach design a sequence detector with one input and one output. When...

1. Using Moore machine approach design a sequence detector with one input and one output. When input sequence 010 occurs the output becomes 1 and remains 1 until the sequence 010 occurs again in which case the output returns to 0. The output remains 0 until, 010 occurs the third time, and so on. Your design should be able to handle overlapping sequences, i.e., input sequence 11001010100 should produce the output 00000110011. Implement your detector using D flip-flops and the...

A Mystery Algorithm Input: An integer n ≥ 1 Output: ?? Find P such that 2...

A Mystery Algorithm Input: An integer n ≥ 1 Output: ?? Find P such that 2 P is the largest power of two less than or equal to n. Create a 1-dimensional table with P +1 columns. The leftmost entry is the Pth column and the rightmost entry is the 0th column. Repeat until P < 0 If 2 P ≤ n then put 1 into column P set n := n − 2 P Else put 0 into column...

Part 1. Call your program by the name: "program_001_print_primes_between_a_and_b". Input two integers a and b. Your...

Part 1. Call your program by the name: "program_001_print_primes_between_a_and_b". Input two integers a and b. Your program must print all the prime numbers between a and b. You must use the function int is_prime(int n) in your solution. The is_prime( ) function takes an integer n as input, and returns 1 if n is prime and 0 if n is prime, i.e., if n is composite. NOTE: Upload ONLY your source code. Do not upload the entire executable or the solution file/folder.

A Mystery Algorithm Input: An integer n ≥ 1 Output: ?? Find P such that 2^p...

A Mystery Algorithm Input: An integer n ≥ 1 Output: ?? Find P such that 2^p is the largest power of two less than or equal to n. Create a 1-dimensional table with P +1 columns. The leftmost entry is the Pth column and the rightmost entry is the 0th column. Repeat until P < 0 If 2^p≤n then put 1 into column P set n := n - 2^p Else put 0 into column P End if Subtract 1...

Input pin(s): inputw [1], sysclock [1] Output pin(s): outputq [1] Design a 3-bit parity generator using...

Input pin(s): inputw [1], sysclock [1] Output pin(s): outputq [1] Design a 3-bit parity generator using a minimal state table for a Moore model FSM. For every three bits that are observed on inputw during three consecutive clock cycles, the FSM generates the parity bit outputq = 1 if the number of 1s received in the sequence so far is odd. Must use a maximum of 3 flip flops.