In: Electrical Engineering
For a 2-input NAND gate, determine transistor sizes such that the effective resistances for charging and discharging are comparable to those of the reference inverter. Then estimate its worst-case input-to-output delay, a.k.a. propagation delay, for rising output transition ( ? pdr.est).