In: Electrical Engineering
3. The lecture notes show a 4-bit by 4-bit multiplier. If the same approach is used to make an 8-bit by 8-bit multiplier:
a) How many AND gates are required?
b) If each AND gate has 1 ns of delay and each adder has 5 ns of delay, what is the total delay for the 8-bit by 8-bit multiplier?
c) Can you think of a better way to array the adders to reduce the delay?