Question

In: Computer Science

What is the total delay (latency) for a frame of size 5 million bits that is...

What is the total delay (latency) for a frame of size 5 million bits that is being sent on a link with 10 routers each having a queuing time of 2 μs and a processing time of 1 μs. The length of the link is 2000 km, The speed of light inside the link is 2 x 108 m/s, the link has a bandwidth of 5 Mbps. Which component of the total delay is dominant? Which one is negligible? useAPA referencing style for all cited material you have used in your work. All your work must be cited.

Solutions

Expert Solution

from the question the various component is given:-

length of link (Distance)=2000 Km = 2*10^6 m

speed of light inside the link (propagation speed) = 2*10^8 m/s

Propagation time = distance divided by propagation speed

Propagation time = (2* 10^6)/(2* 10^8) sec= 0.01 sec

now given message size or frame size= 5 million = 5 *10^6 bits

bandwidth = 5 mbps= 5 * 10 ^6 bps

so Transmission time = Message size divided by Bandwidth

Transmission time = (5 * 10 ^6)/(5 * 10^6) sec= 1 sec

no. of router is used =10

queuing time for each router is =2  μs

so queuing time for 10 router = 10 * 2  μs = 20  μs =0.000020 sec

now for processing time

processing time for each router is = 1 μs.

so processing time for 10 router = 10 * 1μs.= 10 μs.= 0.000010 sec

now calculation of total delay

total delay = sum of processing time, queuing time, transmission time and  Propagation time

total delay =   0.01 sec + 1 sec + 0.000020 sec + 0.000010 sec= 1.010030 sec

Which component of the total delay is dominant?

ans:-  Transmission time

Which one is negligible

ans:-  processing time


Related Solutions

Consider network latency (four delays) over an Ethernet Network. What causes the delay for a datagram...
Consider network latency (four delays) over an Ethernet Network. What causes the delay for a datagram sent between two hosts over an Ethernet network.
What is processing delay? What is queuingdelay? What is transmission delay? What ispropagation delay?...
What is processing delay? What is queuing delay? What is transmission delay? What ispropagation delay? Explain why a network system should be designed to have a traffic intensity of no greater than 1.
Construct an even parity Hamming code with a total of 7 bits (4 data bits and...
Construct an even parity Hamming code with a total of 7 bits (4 data bits and 3 check bits).
Question 1: Describe what is happening during the latency period of an HIV infection. Is latency...
Question 1: Describe what is happening during the latency period of an HIV infection. Is latency a misnomer? Question 2: How does a drop in the number of CD4+T cells result in immunodeficiency? What parts of the immune system are affected? Question 3: How does the immune system response create the severe symptoms of bacterial meningitis? What are some consequences?
What is the maximum Ethernet II frame size? This value is calculated by combining the byte...
What is the maximum Ethernet II frame size? This value is calculated by combining the byte values of _______ for the header, _______ for any data, and ____ for the FCS. A value of 0x0001 in an ARP packet’s Operation field indicates the packet is an ___Ethernet __? This field size is _____ bytes. A value of 6 in an ARP packet’s Hardware Size field tells you: That Mac addresses are being used as the hardware type and the size...
Computer Architecture 1. Define what a "word" is in computer architecture: The size (number of bits)...
Computer Architecture 1. Define what a "word" is in computer architecture: The size (number of bits) of the address The total number of bits of an instruction (e.g. 16 bits) Word and width are synonymous. A word is the contents of a memory register. 2. What is the difference between a register’s width and a register’s address? (choose all that apply - there may be more than one correct answer) They are both the same! Address is the same for...
In a computer instruction format, the instruction length is 11 bits and the size of an...
In a computer instruction format, the instruction length is 11 bits and the size of an address field is 4 bits. Is it possible to have 5 two-address instructions 45 one-address instructions 32 zero-address instructions using the specified format? Justify your answer.
In a computer instruction format, the instruction length is 12 bits and the size of an...
In a computer instruction format, the instruction length is 12 bits and the size of an address field is 5 bits. The system architect has already designed three 2-address instructions and thirty one 1-address instructions. How many 0-address instructions can still be possibly accommodated?
Question 48 What is the minimum size of an Ethernet frame? Group of answer choices 64...
Question 48 What is the minimum size of an Ethernet frame? Group of answer choices 64 bytes 1,024 bytes 256 bytes 1,500 bytes Question 49 Data is organized into frames for transmission at which OSI level? Group of answer choices Application Network Data Link Transport Question 50 Which of the following devices does not limit network broadcast traffic and does not increase performance? Group of answer choices Router NIC Hub Switch Question 51 Which of the OSI layers does IP...
Count of delay status delay status origin No Yes Grand Total EWR 7 12 19 JFK...
Count of delay status delay status origin No Yes Grand Total EWR 7 12 19 JFK 21 6 27 LGA 17 9 26 Grand Total 45 27 72 We want to know whether delay status is dependent on the origin of the flight. Based on the information obtained from the table constructed, conduct an appropriate hypothesis test using the 10% level of significance. Use the critical value approach
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT