Question

In: Computer Science

There are various performance features of the CPU that determine the efficiency of a machine cycle....

There are various performance features of the CPU that determine the efficiency of a machine cycle. Mention four of them with a brief explanation. Support your answer with example when possible.

Please write, not a screenshot

Solutions

Expert Solution

Speeds and Feeds. Processor performance is usually a number in either MHz (megahertz) or GHz (gigahertz.) That number represents how many times the internal clock inside the CPU ticks in cycles per second. The clock inside a 2.5GHz CPU ticks 2.5 billion times each second.

But clock frequency isn’t a complete measure of performance. Efficiency — how much work can be done by the CPU in each clock cycle — is also important. This is measured in terms of instructions per cycle, often abbreviated as IPC. A CPU with a very high clock frequency, but low IPC, may not perform as well as a CPU with a lower clock frequency and high IPC.

Cache. Fast access to memory is important to a PC processor, and that's what your cache is for. Waiting for data to come in from system memory can make your CPU inefficient. The memory hierarchy is a way to show where memory bottlenecks exist. The CPU registers hold the data actually being used in calculations and comprise the fastest memory. The next fastest are levels 1 and 2 caches.

These are small amounts of fast memory built right onto the CPU core. Level 1 (L1) cache is faster but smaller than Level 2 (L2). Some CPUs have a third level, which is often shared between different CPU cores. Even the L3 cache is much faster than your computer's main memory.

If an item of data is not in the cache, the CPU must wait until the data is retrieved from memory. In the slowest case, the data isn’t even in main memory, but must be fetched from the hard drive. However, while waiting for that data to be retrieved from system memory, the CPU can turn to a different task to help keep the PC running.

Cores. Modern PC processors are multicore. Each core is as fully functional as the others. Each has its own cache, but can communicate with other CPU cores as needed. Cores can also share information in a cache, such as the level 3 cache built into AMD Phenom II processors. AMD’s Accelerated Processing Unit (APU) technology adds a new concept — the GPU core — which is better at certain kinds of math than the traditional core. The technology, originally developed for AMD's DirectX 11-capable line of graphics cards, brings sophisticated graphics capability and parallel compute technology directly onto the CPU.

Bandwidth. CPUs are part of a larger platform. They need to communicate with the outside world. Data buses (circuits that carry the data) communicate with the chipsets built onto the motherboard. The chips act as traffic cops to route data to the outside world, for example to the PCI Express slots, which communicate with discrete graphics cards and other expansion cards, and USB ports, which communicate with external storage, keyboards, mice, etc.

The speed of this communication is called bandwidth. It's split into two types: memory and input/output (I/O). AMD processors have circuitry integrated into the CPU itself to handle all communication with system memory. This block of circuits is called the memory controller.

AMD processors offer a rich set of features that come together to make all the pieces work in concert. Offering multiple CPU cores, robust cache, fast communication with memory and input/output, these features work in parallel to create a responsive PC experience.


Related Solutions

Recommend various staffing technologies to enhance the performance and efficiency of the staffing system.
Recommend various staffing technologies to enhance the performance and efficiency of the staffing system.
What is the Performance Management Cycle
What is the Performance Management Cycle
Define the Machine Cycle
Define the Machine Cycle
Objectives: Sort data objects Compare the CPU efficiency between the object array and ArrayList used in...
Objectives: Sort data objects Compare the CPU efficiency between the object array and ArrayList used in the sorting operation. Input file: Data.csv (file is to big;I cannot update, you can use any data file) there are less than 20,000 records in Data.csv Your program will skip/reject dirty data lines. For example, if a line contains 2 fields, it is considered as a dirty data line and will be rejected/skipped by your program. You are required to develop a Java program...
Determine the power efficiency of the transformer
Determine the power efficiency of the transformer
Can management of a company such as Apple use cycle time and cycle efficiency as useful...
Can management of a company such as Apple use cycle time and cycle efficiency as useful measures of performance? Explain.
. In this exercise we will evaluate the performance difference between two CPU architectures: CISC (Complex...
. In this exercise we will evaluate the performance difference between two CPU architectures: CISC (Complex Instruction Set Computing) and RISC (Reduced Instruction Set Computing). Generally speaking, CISC CPUs have more complex instructions than RISC CPUs and therefore need fewer instructions to perform the same tasks. However, typically one CISC instruction, since it is more complex, takes more time to complete than a RISC instruction. Assume that a certain task needs P CISC instructions and 2P RISC instructions, and that...
The machine repair model may often be used to approximate the behavior of a computer’s CPU...
The machine repair model may often be used to approximate the behavior of a computer’s CPU (central processing unit). Suppose that 20 terminals (assumed to always be busy) feed the CPU. After the CPU responds to a user, he or she takes an average of 80 seconds before sending another request to the CPU (this is called the think time). The CPU takes an average of 2 seconds to respond to any request. On the average, how long will a...
what are the various stages of a business cycle
what are the various stages of a business cycle
Design a steam power cycle that can achieve a cycle thermal efficiency of at least 40%...
Design a steam power cycle that can achieve a cycle thermal efficiency of at least 40% under the conditions that all turbines have isentropic efficiencies of 80% and all pumps have isentropic efficiencies of 65%. Prepare an engineering report describing your design. Your design report must include, but is not limited to, the following: 1. Discussion of various cycles attempted to meet the goal as well as the positive and negative aspects of your design. 2. System figures and T-s...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT