Develop an I/O port decoder, using a PLD, that generates 16-bit I/O strobes for the following...

Develop an I/O port decoder, using a PLD, that generates 16-bit I/O strobes for the following 16-bit I/O port addresses: 1000H-1001H, 1002H-103H, 1004H-1005H, 1006H-1007H, 1008H-1009H, 100AH-100BH, 100CH-100DH, and 100EH-100FH.

Solutions

Expert Solution

library ieee;
use ieee.std_logic_1164.all;

entity decoder_16 is

port ( address_io : in std_logic_vector (15 downto 0);
strobe : out std_logic_vector (15 downto 0)
);

end decoder_16;

architecture arch of decoder_16 is

begin

process (address_io)

begin

case (address_io) is

when x"1000" => strobe <= x"8000";
when x"1001" => strobe <= x"4000";
when x"1002" => strobe <= x"2000";
when x"1003" => strobe <= x"1000";
when x"1004" => strobe <= x"0800";
when x"1005" => strobe <= x"0400";
when x"1006" => strobe <= x"0200";
when x"1007" => strobe <= x"0100";
when x"1008" => strobe <= x"0080";
when x"1009" => strobe <= x"0040";
when x"100A" => strobe <= x"0020";
when x"100B" => strobe <= x"0010";
when x"100C" => strobe <= x"0008";
when x"100D" => strobe <= x"0004";
when x"100E" => strobe <= x"0002";
when x"100F" => strobe <= x"0001";
when others => null;

end case;

end process;

end arch;

genius_generous answered 1 year ago

Next > < Previous

Related Solutions

write the code for 16-bit ALU using vivado. Approach : A hierarchical design approach for 16-bit...

write the code for 16-bit ALU using vivado. Approach : A hierarchical design approach for 16-bit ALU using a Full Adders (16-bit), Multiplier (16-bit), Full Subtractor (16-bit), and shift left A register. include test bench. S0 S1 Alu-operation 0 0 addition 0 1 subtraction 1 0 multiplication 1 1 shift right

Using the parity bit, port b is to flash in a pattern of Odd Numbered LEDs...

Using the parity bit, port b is to flash in a pattern of Odd Numbered LEDs On and Even Numbered LEDS Off for 1 second, and then Odd Numbered LEDs Off and Even Numbered LEDS On for 1 second. This pattern will repeat indefinitely. Please provide the both the assembly code for MPLAB and a flow chart. Note - consider delay calculations and port B initialization have already been completed.

Design a 64M x 64-bit memory using 16M x 16-bit memory modules.

These questions concern the following 16-bit floating point representation: The first bit is the sign of...

These questions concern the following 16-bit floating point representation: The first bit is the sign of the number (0 = +, 1 = -), the next nine bits are the mantissa, the next bit is the sign of the exponent, and the last five bits are the magnitude of the exponent. All numbers are normalized, i.e. the first bit of the mantissa is one, except for zero which is all zeros. a) What is the largest number? (in both 16-bit...

Concern the following 16-bit floating point representation: The first bit is the sign of the number...

Concern the following 16-bit floating point representation: The first bit is the sign of the number (0 = +, 1 = -), the next nine bits are the mantissa, the next bit is the sign of the exponent, and the last five bits are the magnitude of the exponent. All numbers are normalized, i.e. the first bit of the mantissa is one, except for zero which is all zeros. 1. What's the smallest difference between two consecutive or adjacent numbers?...

Develop two functions in R, one that generates s^2 using the formation definition, and one that...

Develop two functions in R, one that generates s^2 using the formation definition, and one that calculates s^2 based on the hand calculation equation. Generate data from a normal distribution. Use your functions to calculate s^2 for your generated data. Try this for various variances so that your data become closer and closer to the mean (less variance). What do you find, comment.

Develop two functions in R, one that generates s^2 using the formation definition, and one that...

Design a circuit and write a verilog code description of the 16-bit right rotator using barrel...

Design a circuit and write a verilog code description of the 16-bit right rotator using barrel shift method

Q6. Perform the following operations using bit masking. (a) Set the bit 3 of a byte...

Q6. Perform the following operations using bit masking. (a) Set the bit 3 of a byte data (b) Clear the bit 5 of a byte data (c) Toggle the bit 7 of a byte data (d) Check the bit 0 of a byte data

Implement the following function using a binary decoder and as few NAND gates as possible. F=...

Implement the following function using a binary decoder and as few NAND gates as possible. F= A’B’C’D’ + A’B’C D’ + A’BCD’ + AB’CD’ + ABC’D’ + ABCD’ a) Draw the truth table for the function. (8 Pts) b) Implement the function using only one 74x138 decoder and as few NAND gates as possible. Clearly name all the signals in accordance with the documentation standards. (12 Pts) b) Implement the function using only one 74x138 decoder and as few NAND...

Subjects