Question

In: Computer Science

4 Bit Controlled Comparator SPECIFICATIONS: INPUTS:
Create a circuit in Logisim that will take the following...

4 Bit Controlled Comparator
SPECIFICATIONS:
INPUTS:
Create a circuit in Logisim that will take the following inputs:
A : 4 bit binary number
B : 4 bit binary number
C : Control where:
if C = 0, A and B will be treated as unsigned binary
if C = 1, A and B will be treated as 2’s complement signed binary
(for example, the number 101 represents the value ‘5’ if it is treated as unsigned binary, but it represents the value ‘-3’ if it is treated as 2’s complement.)

OUTPUTS:
The circuit will compare the two numbers and send a ‘1’ to the corresponding output:
< : if A is less than B

= : if A is equal to B

> : if A is greater than B

Your circuit will look something like this:


The circuit is to be implemented using sub-circuits as discussed in class.
HINT: Your final circuit should contain an UNSIGNED COMPARATOR. You will then need to make modifications to the outputs of the UNSIGNED COMPARATOR to make it work with signed numbers.
You may only use the basic gates: NOT, AND, OR, XOR. You may use these gates to build larger sub-circuits of your own: ADDER, MULTIPLEXER, etc. and incorporate these into your main circuit.
You are not allowed to use Logisim’s built-in circuits: ADDER, MULTIPLEXER, etc., but you are free to build your own using the basic gates.

Solutions

Expert Solution


Related Solutions

design a 2-bit comparator with 4 inputs(a0,a1,b1,b2) and three ouputs(a=b, a>b, a important: circuit must use...
design a 2-bit comparator with 4 inputs(a0,a1,b1,b2) and three ouputs(a=b, a>b, a important: circuit must use 14 NAND gates or less.
Write a VHDL code for a 4-bit comparator which takes two 4-bit input values and (0.5)...
Write a VHDL code for a 4-bit comparator which takes two 4-bit input values and (0.5) determines whether the numbers are equal. 2. 2. Write a structural VHDL code to implement the circuit of Fig. 2, using the components (0.5) developed in 1.3 and 2.1. 2. 3. Write a VHDL test bench for the above and verify by simulation. (0.5) 2. 4. Implement the design in an FPGA (Note: You may need a `clock manager' to reduce (1.0) the clock...
design a 4 bit comparator that compares two numbers of 4 bits. the output should be...
design a 4 bit comparator that compares two numbers of 4 bits. the output should be < > or =. however you're only limited to using multiplexers or full adders. any help on how to draw this will be appreciated
What's the schematic of the 4-bit multiplier that has two 4-bit inputs and an 8-bit output...
What's the schematic of the 4-bit multiplier that has two 4-bit inputs and an 8-bit output with pure combinational logic? Can you draw the circuit?
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary...
Problem Statement: Design a combinational logic circuit that meets the following specifications: • Input: 3-bit binary integer (A), 2-bit binary integer (B). • Output: 5-bit binary integer (X) = (AxB). For example, A=6, B=2, X=6x2=12. Notation: • A=(A2,A1,A0) • B=(B1,B0) • X=(X4,X3,X2,X1,X0) Required Output: Show the truth table and a minimal logic expression for each of the outputs. Also, draw a logic diagram using discrete gates. Extra Credit: Redesign by using multiplexers and minimal discrete logic as appropriate. 1 |...
Logisim Evolution is a freeware 4. Bit sequence recognizer [30] Submission file for this part: 4.circ...
Logisim Evolution is a freeware 4. Bit sequence recognizer [30] Submission file for this part: 4.circ Main circuit name: sequencecheck Input pin(s): inputx [1], sysclock [1] Output pin(s): outputr [1] Derive a minimal state table for a Mealy model FSM that acts as a sequence checker. During four consecutive clock cycles, a sequence of four values of the signal x is applied, forming a binary number. The oldest value of x would become the most significant bit in that binary...
1. Design a combinational circuit that coverts a 4-bit Gray code to a 4-bit Excess-3 code....
1. Design a combinational circuit that coverts a 4-bit Gray code to a 4-bit Excess-3 code. Provide detailed solution and explanation. 2. Design a double edge-triggered D flip-flop using multiplexers only. The output of the flip-flop Q should “sample” the value of the input D on both rising (+ve) and falling (-ve) edges of the clock CLK. Provide detailed solution and explanation. 3. Design an FSM counter that counts the sequence: 00, 11, 01, 10, 00, 11, ... . Provide...
Please provide a digital design circuit modeled in structural verilog that takes two 5-bit inputs (in...
Please provide a digital design circuit modeled in structural verilog that takes two 5-bit inputs (in 2's complement format), and a add/subtract input. If add/subtract = 0 than the circuits ouputs A+B, If add subtract = 1, the circuit outputs A-B (by taking the 2's compliment of B and than adding). will upvote, thanks
For this lab, design, synthesize, and functionally verify a 5x1 one-bit multiplexer circuit that is controlled by switches and drives an LED
 For this lab, design, synthesize, and functionally verify a 5x1 one-bit multiplexer circuit that is controlled by switches and drives an LED. In the design, use the switches and LED as indicated below . SW9-SW5 for the five data inputs with SW5 corresponding to select input "000" . SW3-SW1 for the select inputs . LEDS for the output of the multiplexer The value of each input must be indicated by the LED being ON or OFF. The corresponding output must be controlled by the...
Create a python application that inputs, processes and stores student data. Specifications: 1. Your application should...
Create a python application that inputs, processes and stores student data. Specifications: 1. Your application should be able to accept Student data from the user and add the information in a file type of your choice. 2. your application is a menu driven and allow the user to choose from the following menu Menu: 1 – Add students to file 2 – print all the student information 3 – print specific student information using studentID 4 – Exit the program...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT