In: Computer Science

D-Latch is a simple clocked memory element in which the output is equal to the stored

state inside the element.

In D-Latch the state is changed whenever the appropriate inputs change and the clock is

asserted. A D-Latch has two inputs and two outputs.

The inputs are the data value to be stored and a clock signal that indicates when the latch should read the value on the data input and store it. The outputs are simply the value of the internal state and its complement.

When the clock input is asserted, the latch is said to be open, and the value of the output becomes the value of the data input. When the clock input is de-asserted, the latch is said to be closed, and the value of the output is whatever value was stored the last time the latch was open.

1. What is the difference between DFF and D-Latch?

2. Can one chip be used for constructing the other? Explain.

Solution)

1 In the configuration of enabling the latches are transparent in nature, the leches are enabling the output Q will be followed the D input for entire change of in D. The latch of D will using to capturing, or the "latch" It was the level of logic which will presenting on the line of data whenever the input of clock is heavy then the Q output will following the input D. When ever the iput of clock falling to 0 of logic the end stage of input D is trapping and helding in the latch. So aschynchronous of latch so that they are can't triggering.

The edge triggered of flip-flops the Q output will be only following the D edging of the clock so it's only depending on design of flip-flops if it raise or fall. The work of flip-flops D is same as latch of D excepting the D flip-flop output taking the input of D at the situation of positive edging at pin of the clock and delaying it by the clock cycle of one so this is the reason so it was generally called as delaying flip-flop. The flip-flop of D could be interrupting as the line of delaying line or oder of zero hold. The pros of flip-flop D is overing the type of D "latches of transparent" Is that the signaling on the input pin of D is capturing the flip-flop moments is clocking and the input D changes would be ignoring, till the event of next clock.

2 the latches could be builting the flip-flop and the could be builting from the gates and the flip-flop could be builting from the latch the asynchronous of latches so it means the changes of output is done very easy after the changes of the input, the many of the computer systems are in synchronized which could means that the sequence if the circuit of output is changing simultaneous way to the global clocking rhythm signals. So flip-flop is version of asynchronous of the latching so that the latches could be combining and making a flip-flop.

Please do up vote thank you

Consider annuities which have equal payments spread over
equal intervals of time. A simple or regular ordinary annuity
possesses two important properties. State these two important
properties.

d. Simple Regression. Identify two variables for which you could
calculate a simple regression. Describe the variables and their
scale of measurement. Which variable would you include as the
predictor variable and which as the outcome variable? Why? What
would R2 tell you about the relationship between the two
variables?

All else being equal, for rolling element bearings, which is
more damaging?
They are equivalent.
outer ring rotation.
Stop worrying--they're both fine!
inner ring rotation.

calculate the distance d from the center of the earth at which a
particle experiences equal attractions from the earth and from the
moon. The particle is restricted to the line through the centers of
the earth and the moon. Justify the two solutions physically.

2) Basic Probability
Suppose a simple computer contains 16 memory sectors, 4 of which
are read-only. We need to use 3 of the sectors.
A.) How many different samples are possible?
B.) Find the probability that none in the sample are
read-only.
C.) Find the probability that exactly 2 registers in the sample
are read-only.
D.) Find the probability that at least 1 sector is read-only

PROBLEM: The simple Keynesian model (SKM) implies that the
government can boost GDP in the short-run by raising planned
expenditure (E) on "G" since output (Y)
must equal E = C+I+G. Keynes recognised that additionalE from any sources would increase the demand for money.
Consequently, he had a separate money market to show how a fiscal
expansion would increase the interest rate. A theoretical problem
arises if we also allow the negative feedback from a higher
interest rate (r) on...

Design a combinational circuit with four inputs (A, B, C and D) and four outputs (W, X, Y and Z). When the binary input is less than ten the binary output is two greater than the input. When the binary input is equal or greater than ten the binary output is three less than the input.

Consider a hypothetical country in which, initially, real GDP equals potential GDP. Suppose that the government purchases increase. All else equal (with regard to the AD-IA model), relative to the short-run level, in the medium run, output is: A. higher. B. lower. C. the same.

ADVERTISEMENT

ADVERTISEMENT

Latest Questions

- A sample of final exam scores is normally distributed with a mean equal to 23 and...
- P7–17 Using the free cash flow valuation model to price an IPO Assume that you have...
- - Where is the smartness incorporated in the Internet? - What is the Internet end-to-end principal?...
- Name and describe the 5 types of slavery found around the globe today.
- Kohler Corporation reports the following components of stockholders’ equity at December 31, 2018. Common stock—$15 par...
- 1) Smith & Jones has been asked by Levi Manufacturing to quote on a 4-year lease...
- Wagner Industries is comparing two different capital structures. Plan I would result in 9,500 shares of...

ADVERTISEMENT