Question

In: Computer Science

In a system employing a paging scheme for memory management; wasted space is due to: External...

In a system employing a paging scheme for memory management; wasted space is due to:

External fragmentation

Internal fragmentation

Pages and frames of different specified sizes

None of these are reasons for wasted space in a paging scheme

The page table for each process maintains:

The frame location for each page of the process

The page location for each frame of the process

The physical memory location of the process

None of these are what the page table maintains

The real address of a word in memory is translated from the following portions of a virtual address:

Page number and frame number

Page number and offset

Frame number and offset

None of these are how a virtual address is translated to a real address

The replacement policy that can be implemented in practice and performs the best among the replacement policies that can be actually coded is:

Optimal Policy

Least recently used (LRU) policy

Clock policy

None of these are the described replacement policy

A reference to a memory location independent of the current assignment of data to memory is called a(n):

Special address

Logical address

Absolute address

None of these are the name for this type of memory reference

Solutions

Expert Solution

ANSWER 1:

-----------------------

Paging overcomes external fragmentation but there will be "internal fragmentation" possible.

INTERNAL FRAGMENTATION.

Answer 2:

------------------

"The frame location for each page of the process".

Every entry of page table maintains frame location of the page of the process.

Answer 3:

-----------------

"Page number and offset".

Virtual address contains page number and offset, by using page table , frame number will be generated in which desired word(data) is present.

Answer4:

---------------------

"Least recently used (LRU) policy"

LRU is the best as we can implement optimal in practical.

Answer 5:

---------------

"Logical address"


Related Solutions

Design a memory management scheme for a 48 bit architecture, using various types of paging and/or...
Design a memory management scheme for a 48 bit architecture, using various types of paging and/or segmentation. You should include a clear translation scheme from a 48 bit logical address to a 48 bit physical address including a picture that shows this translation procedure. Then highlight its advantages and disadvantages.
In a system with 16GB, external fragmentation requires that we compact memory to fill in the...
In a system with 16GB, external fragmentation requires that we compact memory to fill in the holes. We need to copy three fourths of memory from one location to another. Assuming a 256-bit data bus with a system clock of 1GHz that requires 50 clocks per read and write, how long will it take for this operation to complete? Remember the relationship between powers of 2 and 10 and don’t worry about conversion errors.
How does segmentation differ from paging? How does memory management facilitate processor and I/O usage? How...
How does segmentation differ from paging? How does memory management facilitate processor and I/O usage? How does page size affect fault rate? 4. Describe the approach where segmentation is combined paging
Given a system with 4M bytes of address space per process, 64M bytes of physical memory,...
Given a system with 4M bytes of address space per process, 64M bytes of physical memory, pages of size 1K bytes, and page table entries of 8 bytes. How many entries can fit in one page? Select one: a. 128 b. 1K c. 8 d. 64K Given a system with 16G bytes of address space per process, 8G bytes of physical memory, and pages of size 16K bytes. How many entries are there in a linear page table? Select one:...
Given a system with 2T bytes of address space per process, 1T bytes of physical memory,...
Given a system with 2T bytes of address space per process, 1T bytes of physical memory, and pages of size 32M bytes. How many entries are there in a linear page table? Select one: a. 64K b. 32K c. 32M d. 1T Given a system with 8G bytes of address space per process, 2M bytes of physical memory, and pages of size 2K bytes. How bits are needed to specify the virtual page number? Select one: a. 22 b. 10...
Given a system with 512G bytes of address space per process, 2G bytes of physical memory,...
Given a system with 512G bytes of address space per process, 2G bytes of physical memory, and pages of size 2K bytes. How bits are needed to specify the offset? Select one: a. 39 b. 28 c. 11 d. 20 Given a system with 4M bytes of address space per process, 8M bytes of physical memory, pages of size 8K bytes, and page table entries of 4 bytes. How many entries can fit in one page? Select one: a. 8K...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT