Question

In: Computer Science

Given the following memory values and address instruction with an accumulator. Determine the values with the...

Given the following memory values and address instruction with an accumulator. Determine the values with the following instructions load into accumulator.

Word 16 contains 22

Word 18 contains 24

Word 20 contains 26

Word 22 contains 28

Word 24 contains 30

Word 26 contains 32

Word 28 contains 34

i. LOAD IMMEDIATE 16

ii. LOAD DIRECT 16

iii. LOAD INDIRECT 16

iv. LOAD IMMEDIATE 18

v. LOAD DIRECT 18

vi. LOAD INDIRECT 20

vii. LOAD IMMEDIATE 24

viii. LOAD DIRECT 26

ix. LOAD INDIRECT 22

x. LOAD DIRECT 28

[10 Marks]

Solutions

Expert Solution

Values in accumulator are:-

i. 16 (load value in instruction into accumulator i.e. 16)

ii. 22 (load value at memory address 16 into accumulator i.e. 22)

iii. 28 (load value at memory address 22 that is present at memory address 16 into acc i.e. address 16 has value 22 and then address 22 has value 28)

iv. 18(load value in instruction into accumulator i.e. 18)

v. 24(load value at memory address 18 into accumulator i.e. 24)

vi. 32(load value at memory address 26 that is present at memory address 20 into acc i.e. address 20 has value 26 and then address 26 has value 32)

vii. 24(load value in instruction into accumulator i.e. 24)

viii. 32(load value at memory address 26 into accumulator i.e. 32)

ix. 34(load value at memory address 28 that is present at memory address 22 into acc i.e. address 22 has value 28 and then address 28 has value 34)

x. 34(load value at memory address 28 into accumulator i.e. 34)

Summary-->

Load Immediate -: This command is used to load the given value in the instruction directly into accumulator.

Load Direct -: This command is used to load the value that is located at the memory address given in instruction.

Load Indirect -: This command is used to load the value from memory address that is given in value of memory address given in instruction.


Related Solutions

Given a memory address of 34Ah (10 bits) with 4 memory banks. Determine the memory bank...
Given a memory address of 34Ah (10 bits) with 4 memory banks. Determine the memory bank address and the address of the word in the bank using Low Order Interleaving (LOI).
Determine the memory address of A[3], A[10], A[20] a) given int A[] b) given short A[]...
Determine the memory address of A[3], A[10], A[20] a) given int A[] b) given short A[] c) given char A[]
Why would memory indirect addressing (i.e., the instruction contains a memory address A, which in turn...
Why would memory indirect addressing (i.e., the instruction contains a memory address A, which in turn is a pointer to memory location B which contains the value) be difficult to implement on the hardware in Figure 5.8?
What's the memory address for the following elements arrays given: Base Address: 1000, Dimensions: 10 rows,...
What's the memory address for the following elements arrays given: Base Address: 1000, Dimensions: 10 rows, 5 columns, 4 byte elements. Elements: 0,0; 9,4; 2,2; 4,1; Base Address: 500, Dimensions: 10 rows, 15 columns, 4 byte elements. Elements: 0,0; 9,14; 2,2; 4,11; Base Address: 800, Dimensions: 4 rows, 5 columns, 2 byte elements. Elements: 0,0; 3,4; 2,2; 3,4;
Example: A 3-address computer has 40 instructions, 16 Registers, and 256KB memory. Assume each instruction has...
Example: A 3-address computer has 40 instructions, 16 Registers, and 256KB memory. Assume each instruction has three operands. Two registers and the third operand is a direct address location of a memory. Find minimum size of PC, MAR, MDR, IR. Solution: OPCODE R1, R2, address OPCODE is 6 bits since 2^6>40 Register field is 4 bits since 2^4 =16 Memory field is 18 bits since 2^18=256K Instruction length =6+4+4+18=32 bits MDR=32 bits IR=32 bits MAR=18 PC=18 Please explain
Micro-processing/ DEBUGGING- Show how the instruction MOV [DI], DX can be assembled into memory address CS:100
Micro-processing/ DEBUGGING- Show how the instruction MOV [DI], DX can be assembled into memory address CS:100
At the initial stage of each instruction cycle, the processor fetches an instruction from memory. The...
At the initial stage of each instruction cycle, the processor fetches an instruction from memory. The processor interprets the instruction and performs the required action. Provide illustration of the process with a thorough explanation on the rudimentary instruction cycles the processor follows to execute fundamental instructions. Discuss how this processor interacts with the cache memory to give output speedily.
Suppose the address of the first instruction is 5F370654 in hexadecimal in the following code. Show...
Suppose the address of the first instruction is 5F370654 in hexadecimal in the following code. Show in decimal the immediate value (i.e. offset) in the beq and bne instruction, and in hexadecimal (of 7 digits) the psedudo address in the j instruction. Separate the numbers by comma. label1: beq $t1, $t2, label3 (17 instructions here) label2: bne $t3, $t4, label1 (46 instructions here) label3: j label2
Given a system with 4M bytes of address space per process, 64M bytes of physical memory,...
Given a system with 4M bytes of address space per process, 64M bytes of physical memory, pages of size 1K bytes, and page table entries of 8 bytes. How many entries can fit in one page? Select one: a. 128 b. 1K c. 8 d. 64K Given a system with 16G bytes of address space per process, 8G bytes of physical memory, and pages of size 16K bytes. How many entries are there in a linear page table? Select one:...
Given a system with 2T bytes of address space per process, 1T bytes of physical memory,...
Given a system with 2T bytes of address space per process, 1T bytes of physical memory, and pages of size 32M bytes. How many entries are there in a linear page table? Select one: a. 64K b. 32K c. 32M d. 1T Given a system with 8G bytes of address space per process, 2M bytes of physical memory, and pages of size 2K bytes. How bits are needed to specify the virtual page number? Select one: a. 22 b. 10...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT