Question

In: Computer Science

Direct memory access is used for high-speed I/O devices in order to avoid increasing the CPU's...

Direct memory access is used for high-speed I/O devices in order to avoid increasing the CPU's execution load.

(a) What does the CPU do to interface with the device to coordinate the transfer?
(b) How does the CPU know when the memory operations are complete?
(c) The CPU is allowed to execute other programs while the DMA controller is transferring data. Does DMA interfere with the execution of the other programs? If so, describe what form of interference are caused.


Solutions

Expert Solution

a) The hardware used for direct memory access is DMA controller and it is part of I/O device's interface circuit. DMA controller interfaces between the bus and I/O devices. The CPU sends the starting address, number of words in the data block, and direction of transfer of data to the DMA controller. The transfer of data is controlled by the processor. When DMA controller is free, it request for bus and CPU grants the bus to DMA by sending grant signal. Then data tranfer will be initiated.

b) When the memory operation (transfer) is completed, the DMA controller informs the processor by raising an interrupt.

c) When DMA controller is transferring data, the program requested the transfer can not continue, but the CPU is allowed to execute other programs.

A conflict may arise between the CPU and DMA controller when both of these want to use the bus at the same time to access the main memory. So, any other program that require all the memory bus cycles could run more slowly when DMA is active.


Related Solutions

Memory refers to the physical devices used to store programs or data. Main memory is used...
Memory refers to the physical devices used to store programs or data. Main memory is used for the information in physical systems which function at high speed (i.e. RAM), as compared to secondary memory, which are physical devices for program and data storage which are slow to access but offer higher memory capacity. The cache memory is an intermediate level between the main memory and the processor. The goal is to store the most frequently and most recently accessed data...
In order to achieve faster access to data, many I/O operations involve specific data structure class...
In order to achieve faster access to data, many I/O operations involve specific data structure class called "Buffer". Our goal in this question is to design a UML class diagram for a character buffer (an array of chars ) based on the following description. This particular buffer: has the name charBuffer has a definite size has an indicator whether it is empty or not has an indicator whether it is full or not has write to buffer operation has read...
Explain why an operating system can be viewed as a resource allocator. Direct memory access is...
Explain why an operating system can be viewed as a resource allocator. Direct memory access is used for high-speed I/O devices in order to avoid increasing the CPU’s execution load. a) How does the CPU interface with the device to coordinate the transfer? b) How does the CPU know when the memory operations are complete? c) The CPU is allowed to execute other programs while the DMA controller is transferring data. Does this process interfere with the execution of the...
In the PIC18F452 Programming Model, list 2 registers that are used to access the Program Memory....
In the PIC18F452 Programming Model, list 2 registers that are used to access the Program Memory. Indicate their sizes.
A website that sells movie tickets can tell what devices are used to access their site...
A website that sells movie tickets can tell what devices are used to access their site and make purchases. The manager of the website is approached by members of a movie production company who want to partner in the development of a phone app. To estimate what proportion of ticket buyers make purchases using their smart phones, 400 users of the website were randomly sampled from the existing database and 180 were found to have used their smart phones.   ...
An investment website can tell what devices are used to access the site. The site managers...
An investment website can tell what devices are used to access the site. The site managers wonder whether they should enhance the facilities for trading via​ "smart phones", so they want to estimate the proportion of users who access the site that way​ (even if they also use their computers​ sometimes). They draw a random sample of 200200 investors from their customers. Suppose that the true proportion of smart phone users is 3737​%. ​a) What would the standard deviation of...
An investment website can tell what devices are used to access the site. The site managers...
An investment website can tell what devices are used to access the site. The site managers wonder whether they should enhance the facilities for trading via smartphones so they want to estimate the proportion of users who access the site using smartphones. They draw a random sample of 200 investors from their customers. Suppose that the true proportion of smartphone users is 36%. What would you expect the shape of the sampling distribution for the sample proportion to be? What...
An investment website can tell what devices are used to access the site. The site managers...
An investment website can tell what devices are used to access the site. The site managers wonder whether they should enhance the facilities for trading via​ "smart phones", so they want to estimate the proportion of users who access the site that way​ (even if they also use their computers​ sometimes). They draw a random sample of 200200 investors from their customers. Suppose that the true proportion of smart phone users is 3737​%. ​a) What would the standard deviation of...
Put the elements 14 N, 16 O, and 40Ar in order of increasing nuclear stability and...
Put the elements 14 N, 16 O, and 40Ar in order of increasing nuclear stability and justify your answer mathematically. please show all work, units, and equations!
Techopedia  defines disk cache as; A disk cache is a cache memory that is used to speed...
Techopedia  defines disk cache as; A disk cache is a cache memory that is used to speed up the process of storing and accessing data from the host hard disk. It enables faster processing of reading/writing, commands and other input and output process between the hard disk, the memory and computing components. A fundamental principle of programming is that any system interacting with multiple components requires the use of buffers. Buffers insulate components from each other’s duty cycles, but too many...
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT